← Back to Patent Explorer
US3204117A Expired / Lapsed US ⏱️ 0.0 years remaining

Differential amplifier and level detector

Assignee: ILLUMITRONIC SYSTEMS CORP
•
Filing: 1962-09-17
•
Granted: 1965-08-31
•
Expires: 1982-09-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Richard A Wood

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 20:27
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/20; H03F3/21; H03F3/217; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/30

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 131 words
A LEVEL DETECTOR AND MEMORY CIRCUIT COMPRISING IN COMBINATION A TRANSISTORIZED BLOCKING OSCILLATOR CIRCUIT, SAID BLOCKING OSCILLATOR CIRCUIT HAVING A TRANSFORMER WITH PRIMARY SECONDARY AND TERTIARY WINDINGS THEREON, AN INPUT CIRCUIT TO SAID BLOCKING OSCILLATOR COMPRISING A CONNECTION THROUGH THE PRIMARY OF SAID TRANSFORMER TO THE COLLECTOR OF SAID TRANSISTOR AND A FEED-BACK CIRCUIT FROM THE PRIMARY TO THE SECONDARY OF SAID TRANSFORMER TO THE EMITTER OF SAID TRANSISTOR, SAID TERTIARY WINDING HAVING MEANS TO CONNECT IT TO AN OUTPUT CIRCUIT, SAID TRANSISTOR HAVING MEANS ASSOCIATED THEREWITH TO NORMALLY BIAS SAID TRANSISTOR TO CUT OFF AND SAID TERTIARY WINDING BEING CONNECTED TO A UNJUNCTION TRANSISTOR HAVING A BASE ONE AND A BASE TWO, MEANS FOR APPLYING A PULSE THROUGH THE BASE OF THE TRANSISTOR OF THE BLOCKING OSCILLATOR CIRCUIT WHEREBY THE
Claim 2
Dependent Claim 131 words
A LEVEL DETECTOR AND MEMORY CIRCUIT COMPRISING IN COMBINATION A TRANSISTORIZED BLOCKING OSCILLATOR CIRCUIT, SAID BLOCKING OSCILLATOR CIRCUIT HAVING A TRANSFORMER WITH PRIMARY SECONDARY AND TERTIARY WINDINGS THEREON, AN INPUT CIRCUIT TO SAID BLOCKING OSCILLATOR COMPRISING A CONNECTION THROUGH THE PRIMARY OF SAID TRANSFORMER TO THE COLLECTOR OF SAID TRANSISTOR AND A FEED-BACK CIRCUIT FROM THE PRIMARY TO THE SECONDARY OF SAID TRANSFORMER TO THE EMITTER OF SAID TRANSISTOR, SAID TERTIARY WINDING HAVING MEANS TO CONNECT IT TO AN OUTPUT CIRCUIT, SAID TRANSISTOR HAVING MEANS ASSOCIATED THEREWITH TO NORMALLY BIAS SAID TRANSISTOR TO CUT OFF AND SAID TERTIARY WINDING BEING CONNECTED TO A UNJUNCTION TRANSISTOR HAVING A BASE ONE AND A BASE TWO, MEANS FOR APPLYING A PULSE THROUGH THE BASE OF THE TRANSISTOR OF THE BLOCKING OSCILLATOR CIRCUIT WHEREBY THE

References Cited (Backward Citations)

US2872596A Cited
US2886706A Cited
US2858438A Cited
US2906893A Cited
US2900508A Cited
US3033996A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1968-08-30 1969-03-01 1969-08-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1972-08-30 1973-03-01 1973-08-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1976-08-30 1977-03-01 1977-08-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag