← Back to Patent Explorer
US3189840A Expired / Lapsed US ⏱️ 0.0 years remaining

Direct coupled amplifier for amplifying low level information signals and rejecting interference signals

Assignee: RACAL-DANA INSTRUMENTS Inc
•
Filing: 1963-02-08
•
Granted: 1965-06-15
•
Expires: 1983-02-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Noel B Braymer
  • 👤 Charles E Engle

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 09:25
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/45; H03F3/45071; H03F3/45479

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 118 words
IN A DIRECT COUPLED AMPLIFIER HAVING A DIFFERENTIAL FIRST STAGE INCLUDING A PAIR OF TRANSISTORS EACH HAVING AN EMITTER, A BASE AND A COLLECTOR, AN INTERFERENCE SIGNAL REJECTOR CIRCUIT INCLUDING AMPLIFIER MEANS HAVING FIRST AND SECOND INPUT TERMINALS AND FIRST AND SECOND OUTPUT TERMINALS; A SOURCE OF POTENTIAL; MEANS CONNECTING SAID SOURCE OF POTENTIAL TO SAID FIRST INPUT TERMINAL OF SAID AMPLIFIER; MEANS FOR DETECTING CHANGE IN THE SUM OF THE CURRENTS FLOWING THROUGH SAID TRANSISTORS CONNECTED TO SAID SECOND INPUT TERMINAL OF SAID AMPLIFIER THEREBY TO APPLYING A POTENTIAL INDICATIVE OF SAID SUM OF CURRENTS TO SAID SECOND INPUT TERMINAL; AND FEEDBACK MEANS CONNECTED BETWEEN SAID FIRST OUTPUT TERMINAL OF SAID AMPLIFIER MEANS AND SAID FIRST STAGE;
Claim 2
Dependent Claim 118 words
IN A DIRECT COUPLED AMPLIFIER HAVING A DIFFERENTIAL FIRST STAGE INCLUDING A PAIR OF TRANSISTORS EACH HAVING AN EMITTER, A BASE AND A COLLECTOR, AN INTERFERENCE SIGNAL REJECTOR CIRCUIT INCLUDING AMPLIFIER MEANS HAVING FIRST AND SECOND INPUT TERMINALS AND FIRST AND SECOND OUTPUT TERMINALS; A SOURCE OF POTENTIAL; MEANS CONNECTING SAID SOURCE OF POTENTIAL TO SAID FIRST INPUT TERMINAL OF SAID AMPLIFIER; MEANS FOR DETECTING CHANGE IN THE SUM OF THE CURRENTS FLOWING THROUGH SAID TRANSISTORS CONNECTED TO SAID SECOND INPUT TERMINAL OF SAID AMPLIFIER THEREBY TO APPLYING A POTENTIAL INDICATIVE OF SAID SUM OF CURRENTS TO SAID SECOND INPUT TERMINAL; AND FEEDBACK MEANS CONNECTED BETWEEN SAID FIRST OUTPUT TERMINAL OF SAID AMPLIFIER MEANS AND SAID FIRST STAGE;

References Cited (Backward Citations)

US3046487A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1968-06-14 1968-12-14 1969-06-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1972-06-14 1972-12-14 1973-06-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1976-06-14 1976-12-14 1977-06-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag