← Back to Patent Explorer
US3185933A Expired / Lapsed US ⏱️ 0.0 years remaining

Class b amplifier circuit

Assignee: Ampex Corp
•
Filing: 1961-11-20
•
Granted: 1965-05-25
•
Expires: 1981-11-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Robert J Ehret

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 16:13
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/30; H03F3/3083

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 211 words
AN ELECTRICAL SIGNAL AMPLIFYING CIRCUIT COMPRISING: A PAIR OF OUTPUT DEVICES EACH HAVING OUTPUT ELECTRODES ARPAIR OF OUTPUT DEVICES EACH HAVING OUTPUT ELECTRODES ARRANGED IN A QUASI-COMPLEMENTARY CONFIGURATION SO THAT THE RESPECTIVE DEVICES AMPLIFY INPUT SIGNALS OF OPPOSITE POLARITY RESPECTIVELY, MEANS CONNECTING SELECTED OUTPUT ELECTRODES OF SAID DEVICES TOGETHER IN A COMMON OUTPUT CONNECTION, A LOAD CONNECTED TO SAID COMMON OUTPUT CONNECTION, EACH OF SAID DEVICES HAVING AN INPUT ELECTRODE AND A THIRD ELECTRODE, A TRANSFORMER HAVING PRIMARY AND SECONDARY WINDINGS, MEANS CONNECTING THE PRIMARY WINDING OF SAID TRANSFORMER DIRECTLY BETWEEN THE INPUT ELECTRODE OF A FIRST ONE OF SAID DEVICES AND THE COMMON OUTPUT CONNECTION TO PROVIDE A PATH THEREBETWEEN HAVING A RESISTANCE EQUAL TO THAT OF SAID PRIMARY WINDING, MEANS CONNECTING THE SECONDARY WINDING OF SAID TRANSFORMER DIRECTLY BETWEEN THE INTPUT ELECTRODE AND THIRD ELECTRODE OF THE SECOND OF SAID DEVICES TO PROVIDE A CURRENT PATH THEREBETWEEN HAVING A RESISTANCE EQUAL TO THAT OF SAID SECONDARY WINDING, BIAS MEANS COUPLED BETWEEN SAID THIRD ELECTRODES OF SAID FIRST AND SECOND ONES OF SAID OUTPUT DEVICES, AND MEANS DIRECTLY COUPLED BY PURELY RESISTIVE CIRCUIT PATHS TO THE INPUT ELECTRODE OF SAID FIRST DEVICE AND TO SAID PRIMARY WINDING FOR APPLYING INFORMATION SIGNALS THERETO IN ORDER TO CONTROL BOTH OF SAID DEVICES.
Claim 2
Dependent Claim 211 words
AN ELECTRICAL SIGNAL AMPLIFYING CIRCUIT COMPRISING: A PAIR OF OUTPUT DEVICES EACH HAVING OUTPUT ELECTRODES ARPAIR OF OUTPUT DEVICES EACH HAVING OUTPUT ELECTRODES ARRANGED IN A QUASI-COMPLEMENTARY CONFIGURATION SO THAT THE RESPECTIVE DEVICES AMPLIFY INPUT SIGNALS OF OPPOSITE POLARITY RESPECTIVELY, MEANS CONNECTING SELECTED OUTPUT ELECTRODES OF SAID DEVICES TOGETHER IN A COMMON OUTPUT CONNECTION, A LOAD CONNECTED TO SAID COMMON OUTPUT CONNECTION, EACH OF SAID DEVICES HAVING AN INPUT ELECTRODE AND A THIRD ELECTRODE, A TRANSFORMER HAVING PRIMARY AND SECONDARY WINDINGS, MEANS CONNECTING THE PRIMARY WINDING OF SAID TRANSFORMER DIRECTLY BETWEEN THE INPUT ELECTRODE OF A FIRST ONE OF SAID DEVICES AND THE COMMON OUTPUT CONNECTION TO PROVIDE A PATH THEREBETWEEN HAVING A RESISTANCE EQUAL TO THAT OF SAID PRIMARY WINDING, MEANS CONNECTING THE SECONDARY WINDING OF SAID TRANSFORMER DIRECTLY BETWEEN THE INTPUT ELECTRODE AND THIRD ELECTRODE OF THE SECOND OF SAID DEVICES TO PROVIDE A CURRENT PATH THEREBETWEEN HAVING A RESISTANCE EQUAL TO THAT OF SAID SECONDARY WINDING, BIAS MEANS COUPLED BETWEEN SAID THIRD ELECTRODES OF SAID FIRST AND SECOND ONES OF SAID OUTPUT DEVICES, AND MEANS DIRECTLY COUPLED BY PURELY RESISTIVE CIRCUIT PATHS TO THE INPUT ELECTRODE OF SAID FIRST DEVICE AND TO SAID PRIMARY WINDING FOR APPLYING INFORMATION SIGNALS THERETO IN ORDER TO CONTROL BOTH OF SAID DEVICES.

References Cited (Backward Citations)

US2784262A Cited
US3054066A Cited
FR1238817A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1968-05-24 1968-11-23 1969-05-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1972-05-24 1972-11-23 1973-05-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1976-05-24 1976-11-23 1977-05-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag