← Back to Patent Explorer
US3184607A Expired / Lapsed US ⏱️ 0.0 years remaining

Charge gate

Assignee: Electronic Associates Inc
•
Filing: 1962-07-31
•
Granted: 1965-05-18
•
Expires: 1982-07-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Harold R Greene

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 05:40
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/082; H03K19/084

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 162 words
A CHARGE GATE COMPRISING THE COMBINATION OF A TRANSISTOR, A CAPACITOR, AN INPUT CIRCUIT MEANS INCLUDING AT LEAST ONE INFORMATION SIGNAL AND AT LEAST ONE SWITCHING SIGNAL, AND BIASING MEANS CONNECTED TO SAID CAPACITOR, SAID BIASING MEANS BEING COUPLED TO THE BASE OF SAID TRANSISTOR FOR NORMALLY MAINTAINING SAID TRANSISTOR NONCONDUCTING, LOGIC GATING MEANS CONNECTED BETWEEN SAID INPUT CIRCUIT AND SAID BIASING MEANS (1) FOR ALLOWING, SAID CAPACITOR TO BE CHARGED FROM SAID BIASING MEANS WHICH CHARGE IS INITIATED UPON THE SIMULTANEOUS OCCURRENCE OF SAID SWITCHING SIGNALS AND SAID INFORMATION SIGNALS AND (2) THEREAFTER FOR DISCHARGING SAID CAPACITOR AT THE TERMINATION OF AT LEAST ONE OF SAID SIGNALS, SAID CAPACITOR BEING COUPLED BETWEEN SAID LOGIC GATING MEANS AND SAID TRANSISTOR AND BEING OF CAPACITIVE VALVE FOR DISCHARGE SUBSTANTIALLY ALL OF ITS CHARGE THROUGH SAID TRANSISTOR UPON TERMINATION OF SAID AT LEAST ONE SIGNAL, THEREBY TO TRANSFER SAID CHARGE TO SAID TRANSISTOR TO RENDER SAID TRANSISTOR CONDUCTING TO PROVIDE AN AMPLIFIED TRANSFERRED CHARGE.
Claim 2
Dependent Claim 162 words
A CHARGE GATE COMPRISING THE COMBINATION OF A TRANSISTOR, A CAPACITOR, AN INPUT CIRCUIT MEANS INCLUDING AT LEAST ONE INFORMATION SIGNAL AND AT LEAST ONE SWITCHING SIGNAL, AND BIASING MEANS CONNECTED TO SAID CAPACITOR, SAID BIASING MEANS BEING COUPLED TO THE BASE OF SAID TRANSISTOR FOR NORMALLY MAINTAINING SAID TRANSISTOR NONCONDUCTING, LOGIC GATING MEANS CONNECTED BETWEEN SAID INPUT CIRCUIT AND SAID BIASING MEANS (1) FOR ALLOWING, SAID CAPACITOR TO BE CHARGED FROM SAID BIASING MEANS WHICH CHARGE IS INITIATED UPON THE SIMULTANEOUS OCCURRENCE OF SAID SWITCHING SIGNALS AND SAID INFORMATION SIGNALS AND (2) THEREAFTER FOR DISCHARGING SAID CAPACITOR AT THE TERMINATION OF AT LEAST ONE OF SAID SIGNALS, SAID CAPACITOR BEING COUPLED BETWEEN SAID LOGIC GATING MEANS AND SAID TRANSISTOR AND BEING OF CAPACITIVE VALVE FOR DISCHARGE SUBSTANTIALLY ALL OF ITS CHARGE THROUGH SAID TRANSISTOR UPON TERMINATION OF SAID AT LEAST ONE SIGNAL, THEREBY TO TRANSFER SAID CHARGE TO SAID TRANSISTOR TO RENDER SAID TRANSISTOR CONDUCTING TO PROVIDE AN AMPLIFIED TRANSFERRED CHARGE.

References Cited (Backward Citations)

US2891172A Cited
US2964653A Cited
US3092729A Cited
US3105225A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1968-05-17 1968-11-16 1969-05-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1972-05-17 1972-11-16 1973-05-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1976-05-17 1976-11-16 1977-05-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag