← Back to Patent Explorer
US3178592A Expired / Lapsed US ⏱️ 0.0 years remaining

Locking read amplifier with binary storage

Assignee: Raytheon Co
•
Filing: 1962-04-10
•
Granted: 1965-04-13
•
Expires: 1982-04-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Charles H Fischer
  • 👤 Donald S Kelly

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 06:52
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/286; H03K3/01; H03K3/013; H03K5/00; H03K5/01; H03K5/02

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 147 words
A CIRCUIT COMPRISING: FIRST AND SECOND TRANSISTORS EACH HAVING AN EMITTER ELECTRODE, A BASE ELECTRODE, AND A COLLECTOR ELECTRODE; TRIGGER MEANS COUPLED TO THE BASE ELECTRODE OF AT LEAST SAID FIRST TRANSISTOR FOR APPLYING A TRIGGER SIGNAL THERETO; FIRST IMPEDANCE MEANS COUPLED BETWEEN THE BASE ELECTRODE OF SAID FIRST TRANSISTOR AND THE COLLECTOR ELECTRODE OF SAID SECOND TRANSISTOR; SECOND IMPEDANCE MEANS COUPLED BETWEEN THE BASE ELECTRODE OF SAID SECOND TRANSISTOR AND THE COLLECTOR ELECTRODE OF SAID FIRST TRANSISTOR; THE EMITTER ELECTRODES OF SAID FIRST AND SECOND TRANSISTORS BEING COUPLED TOGETHER; ENABLING MEANS INCLUDING A DIODE COUPLED TO THE COMMON EMITTER ELECTRODES OF SAID FIRST AND SECOND TRANSISTORS FOR SELECTIVELY BIASING SAID TRANSISTORS TO A STEADY STATE CONDITION IN WHICH BOTH TRANSISTORS ARE NON-CONDUCTIVE WHEN SAID DIODE IS CONDUCTIVE AND TO A TRANSIENT CONDITION IN WHICH EITHER ONE OF SAID TRANSISTORS IS CAPABLE OF BEING RENDERED CONDUCTIVE BY
Claim 2
Dependent Claim 147 words
A CIRCUIT COMPRISING: FIRST AND SECOND TRANSISTORS EACH HAVING AN EMITTER ELECTRODE, A BASE ELECTRODE, AND A COLLECTOR ELECTRODE; TRIGGER MEANS COUPLED TO THE BASE ELECTRODE OF AT LEAST SAID FIRST TRANSISTOR FOR APPLYING A TRIGGER SIGNAL THERETO; FIRST IMPEDANCE MEANS COUPLED BETWEEN THE BASE ELECTRODE OF SAID FIRST TRANSISTOR AND THE COLLECTOR ELECTRODE OF SAID SECOND TRANSISTOR; SECOND IMPEDANCE MEANS COUPLED BETWEEN THE BASE ELECTRODE OF SAID SECOND TRANSISTOR AND THE COLLECTOR ELECTRODE OF SAID FIRST TRANSISTOR; THE EMITTER ELECTRODES OF SAID FIRST AND SECOND TRANSISTORS BEING COUPLED TOGETHER; ENABLING MEANS INCLUDING A DIODE COUPLED TO THE COMMON EMITTER ELECTRODES OF SAID FIRST AND SECOND TRANSISTORS FOR SELECTIVELY BIASING SAID TRANSISTORS TO A STEADY STATE CONDITION IN WHICH BOTH TRANSISTORS ARE NON-CONDUCTIVE WHEN SAID DIODE IS CONDUCTIVE AND TO A TRANSIENT CONDITION IN WHICH EITHER ONE OF SAID TRANSISTORS IS CAPABLE OF BEING RENDERED CONDUCTIVE BY

References Cited (Backward Citations)

US2920215A Cited
US2898479A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1968-04-12 1968-10-12 1969-04-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1972-04-12 1972-10-12 1973-04-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1976-04-12 1976-10-12 1977-04-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag