← Back to Patent Explorer
US3171981A Expired / Lapsed US ⏱️ 0.0 years remaining

Clock pulse generation and distribution circuit

Assignee: International Business Machines Corp
•
Filing: 1962-07-02
•
Granted: 1965-03-02
•
Expires: 1982-07-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Arden J Wolterman

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 15:51
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/10

Claims Analysis

Total Claims: 1
Claim 1
Independent Claim 326 words
A VOLTAGE PULSE GENERATION AND DISTRIBUTION CIRCUIT COMPRISING, IN COMBINATION: AN INPUT TRANSFORMER HAVING A PRIMARY WINDING AND A SECONDARY WINDING WITH RESPECTIVE TERMINALS THEREFOR, SAID SECONDARY WINDING HAVING A CENTER-TAP TERMINAL; FIRST AND SECOND TUNNEL-DIODES, SAID FIRST TUNNEL-DIODE; HAVING ITS CATHODE CONNECTED TO ONE TERMINAL OF SAID SECONDARY WINDING, SAID SECOND TUNNEL-DIODE HAVING ITS ANODE CONNECTED TO THE OTHER SAID TERMINAL OF SAID SECONDARY WINDING; FIRST AND SECOND CAPACITANCES SERIALLY CONNECTED, HAVING RESPECTIVE TERMINALS AND A COMMON JUNCTION, SAID FIRST CAPACITANCE TERMINAL BEING CONNECTED TO THE ANODE OF SAID FIRST TUNNEL-DIODE AND SAID SECOND CAPACITANCE TERMINAL BEING CONNECTED TO THE CATHODE OF SAID SECOND TUNNEL-DIODE, SAID COMMON JUNCTION OF SAID CAPACITANCES BEING CONNECTED TO SAID CENTER-TAP TERMINAL OF SAID SECONDARY WINDING AND BEING FURTHER CONNECTED TO GROUND POTENTIAL; THIRD AND FOURTH TUNNEL-DIODES CONNECTED IN A TUNNELDIODE TWIN CIRCUIT HAVING RESPECTIVE TERMINALS AND A COMMON JUNCTION, SAID THIRD AND FOURTH TUNNEL-DIODES HAVING RELATIVELY HIGH PEAK CURRENT AND LOW RESISTANCE CHARACTERISTICS IN THE REVERSE CURRENT AND VOLTAGE DIRECTIONS WITH RESPECT TO THESE PARAMETERS FOR SAID FIRST AND SECOND TUNNEL-DIODES; A RESISTANCE, SAID TUNNEL-DIODE TWIN-CIRCUIT AND SAID RESISTANCE BEING CONNECTED IN A PARALLEL CIRCUIT IN A CLOSELY ELECTRICALLY PROXIMATE CIRCUIT, SAID ONE TERMINAL OF SAID TUNNEL-DIODE TWIN-CURRENT BEING CONNECTED TO SAID ANODE OF SAID FIRST TUNNEL-DIODE AND SAID SECOND TERMINAL OF SAID TUNNEL-DIODE TWIN-CIRCUIT BEING CONNECTED TO SAID CATHODE OF SAID SECOND TUNNELDIODE; RESISTIVE LOAD MEANS CONNECTED BETWEEN SAID TUNNELDIODE TWIN-CIRCUIT COMMON JUNCTION AND SAID GROUND POTENTIAL; AND MEANS TO APPLY TO SAID TERMINALS OF SAID TRANSFORMER PRIMARY WINDING A RAMP CURRENT HAVING PRE-ESTABLISHED RAMP SLOPE AND TERMINATION TIME; WHEREBY VOLTAGE PULSES ARE APPLIED TO SAID TUNNEL-DIODE TWINCIRCUIT, THEREBY TO CAUSE A CHANGE OF CURRENT IN SAID RESISTIVE LOAD MEANS, AND WHEREBY THE INTERACTION OF SAID FIRST AND SECOND TUNNEL-DIODES AND SAID FIRST AND SECOND CAPACITANCES AND SAID SECONDARY WINDING PRECLUDES THE BACK ELECTROMOTIVE-FORCE DEVELOPED IN SAID TRANSFORMER SECONDARY WINDING FROM REACHING SAID TERMINALS OF SAID TUNNEL-DIODE TWIN-CIRCUIT.

References Cited (Backward Citations)

US2788442A Cited
US3047813A Cited
US3061743A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1968-03-01 1968-08-31 1969-03-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1972-03-01 1972-08-31 1973-03-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1976-03-01 1976-08-31 1977-03-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag