← Back to Patent Explorer
US3132264A Expired / Lapsed US ⏱️ 0.0 years remaining

Dynamic data storage device employing triggered silicon controlled rectifier for storing

Assignee: Unisys Corp
•
Filing: 1961-12-22
•
Granted: 1964-05-05
•
Expires: 1981-12-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Jerome R Dahme

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 09:29
CPC Classifications
G; G06; G06F; G06F3/00; G06F3/06; G06F3/08; H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/72; H03K17/73

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 147 words
A PULSE READ-IN CIRCUIT FOR USE IN A PUNCH CARD READING DEVICE COMPRISING: A SILICON CONTROLLED RECTIFIER HAVING A GATE ELEMENT, AN ANODE ELEMENT AND A CATHODE ELEMENT; INPUT SIGNAL MEANS CONNECTED TO SAID GATE ELEMENT OF SAID SILICON CONTROLLED RECTIFIER; OUTPUT SIGNAL MEANS CONNECTED TO SAID ANODE OF SAID SILICON CONTROLLED RECTIFIER; FIRST AND SECOND TRANSISTORS EACH HAVING AN INPUT ELEMENT, AN OUTPUT ELEMENT AND A CONTROL ELEMENT; SAID INPUT AND SAID OUTPUT ELEMENT OF SAID FIRST TRANSISTOR COUPLED TO SAID CATHODE OF SAID SILICON CONTROLLED RECTIFIER AND TO GROUND POTENTIAL, RESPECTIVELY; BIASING MEANS COUPLED TO SAID CONTROL ELEMENT OF SAID FIRST TRANSISTOR TO PROVIDE A BIAS THERETO WHICH WOULD NORMALLY DRIVE SAID FIRST TRANSISTOR DEVICE INTO CONDUCTION; SAID OUTPUT ELEMENT OF SAID SECOND TRANSISTOR COUPLED TO SAID BIASING MEANS TO DEVELOP A CUT-OFF VOLTAGE POTENTIAL THEREAT IN RESPONSE TO THE CONDUCTION OF SAID SECOND TRANSISTOR;
Claim 2
Dependent Claim 147 words
A PULSE READ-IN CIRCUIT FOR USE IN A PUNCH CARD READING DEVICE COMPRISING: A SILICON CONTROLLED RECTIFIER HAVING A GATE ELEMENT, AN ANODE ELEMENT AND A CATHODE ELEMENT; INPUT SIGNAL MEANS CONNECTED TO SAID GATE ELEMENT OF SAID SILICON CONTROLLED RECTIFIER; OUTPUT SIGNAL MEANS CONNECTED TO SAID ANODE OF SAID SILICON CONTROLLED RECTIFIER; FIRST AND SECOND TRANSISTORS EACH HAVING AN INPUT ELEMENT, AN OUTPUT ELEMENT AND A CONTROL ELEMENT; SAID INPUT AND SAID OUTPUT ELEMENT OF SAID FIRST TRANSISTOR COUPLED TO SAID CATHODE OF SAID SILICON CONTROLLED RECTIFIER AND TO GROUND POTENTIAL, RESPECTIVELY; BIASING MEANS COUPLED TO SAID CONTROL ELEMENT OF SAID FIRST TRANSISTOR TO PROVIDE A BIAS THERETO WHICH WOULD NORMALLY DRIVE SAID FIRST TRANSISTOR DEVICE INTO CONDUCTION; SAID OUTPUT ELEMENT OF SAID SECOND TRANSISTOR COUPLED TO SAID BIASING MEANS TO DEVELOP A CUT-OFF VOLTAGE POTENTIAL THEREAT IN RESPONSE TO THE CONDUCTION OF SAID SECOND TRANSISTOR;

References Cited (Backward Citations)

US2460455A Cited
US2864007A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1967-05-05 1967-11-04 1968-05-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1971-05-05 1971-11-04 1972-05-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1975-05-05 1975-11-04 1976-05-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag