← Back to Patent Explorer
US3131342A Expired / Lapsed US ⏱️ 0.0 years remaining

Transistor amplifier for controlling shaft speed

Assignee: Louis Allis Co
•
Filing: 1960-08-25
•
Granted: 1964-04-28
•
Expires: 1980-08-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Alan W Wilkerson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 14:49
CPC Classifications
H; H02; H02P; H02P29/00; H02P29/0016; H02P29/0027; Y; Y10; Y10S; Y10S388/00; Y10S388/907; Y10S388/913

Claims Analysis

Total Claims: 1
Claim 1
Independent Claim 321 words
A CIRCUIT FOR CONTROLLING THE SPEED OF A ROTATING SHAFT BY SUPPLYING A CONTROLLED CURRENT TO A FIELD COIL THAT DICTATES THE SPEED OF THE SHAFT; WHICH CIRCUIT COMPRISES MEANS RESPONSIVE TO THE ROTATION OF THE SHAFT FOR PROVIDING A SIGNAL PROPORTIONAL TO THE SPEED THEREOF; A REFERENCE SIGNAL SOURCE FOR PRODUCING A SIGNAL CORRESPONDING TO THE DESIRED SPEED OF ROTATION OF SAID SHAFT; A FIRST TRANSISTOR COMPRISING A COLLECTOR, AN EMITTER AND A BASE; SAID RESPONSIVE MEANS AND SAID REFERENCE SIGNAL SOURCE BEING CONNECTED IN PARALLEL AND IN OPPOSED RELATION IN THE BASE-EMITTER PATH OF SAID FIRST TRANSISTOR; SAID RESPONSIVE MEANS AND SAID REFERENCE SIGNAL SOURCE EACH HAVING AN IMPEDANCE ELEMENT CONNECTED IN SERIES THEREWITH; THE IMPEDANCE OF EACH OF SAID IMPEDANCE ELEMENTS BEING SUBSTANTIALLY GREATER THAN THE IMPEDANCE OF THE BASE-EMITTER PATH OF SAID FIRST TRANSISTOR WHEN IN A CONDUCTIVE STATE; A SECOND TRANSISTOR HAVING AN EMITTER, A COLLECTOR AND A BASE; SAID COLLECTOR OF SAID SECOND TRANSISTOR BEING CONNECTED TO THE COLLECTOR OF SAID FIRST TRANSISTOR AND THE BASE OF SAID SECOND TRANSISTOR BEING CONNECTED IN THE EMITTER PATH OF SAID FIRST TRANSISTOR; A CONSTANT VOLTAGE DROP DIODE CONNECTED IN THE EMITTER PATH OF SAID SECOND TRANSISTOR; A SOURCE OF D.C. POTENTIAL HAVING A FIRST OUTPUT TERMINAL THEREOF CONNECTED IN THE EMITTER PATH OF SAID FIRST TRANSISTOR; A MAGNETIC AMPLIFIER HAVING A PAIR OF INPUT AND OUTPUT TERMINALS; ONE OF SAID INPUT TERMINALS OF SAID MAGNETIC AMPLIFIER BEING CONNECTED TO THE COLLECTOR OF SAID FIRST TRANSISTOR AND TO THE COLLECTOR OF SAID SECOND TRANSISTOR; THE OTHER OF SAID INPUT TERMINALS OF SAID MAGNETIC AMPLIFIER BEING CONNECTED TO A SECOND OUTPUT TERMINAL OF SAID SOURCE OF POTENTIAL; THE OUTPUT TERMINALS OF SAID MAGNETIC AMPLIFIER BEING CONNECTED TO THE FIELD COIL; AND SAID CONSTANT VOLTAGE DROP DIODE BEING CONNECTED TO THE FIRST OUTPUT TERMINAL OF SAID SOURCE OF POTENTIAL SO THAT A CONSTANT VOLTAGE DROP IS MAINTAINED ACROSS SAID DIODE.

References Cited (Backward Citations)

US2647957A Cited
US2867763A Cited
US2767364A Cited
US2809339A Cited
US2967991A Cited
US2976475A Cited
US2847632A Cited
US2977523A Cited
US3026463A Cited
US3037157A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1967-04-28 1967-10-28 1968-04-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1971-04-28 1971-10-28 1972-04-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1975-04-28 1975-10-28 1976-04-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag