← Back to Patent Explorer
US3122707A Expired / Lapsed US ⏱️ 0.0 years remaining

Discriminator for frequency modulated seismic signals

Assignee: Atlantic Richfield Co
•
Filing: 1960-08-19
•
Granted: 1964-02-25
•
Expires: 1980-08-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Josiah J Godbey

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 13:18
CPC Classifications
G; G01; G01V; G01V1/00; G01V1/38; H; H03; H03D; H03D3/00; H03D3/02; H03D3/06; H03D3/16

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 210 words
A DISCRIMINATOR FOR DEMODULATING A FREQUENCY MODULATED SEISMIC SIGNAL COMPRISING (A) A FIRST DETECTOR MEANS INCLUDING (1) A FIRST RECTIFIER, (2) A FIRST LOAD RESISTOR, AND (3) A FIRST CAPACITOR, ONE SIDE OF SAID FIRST CAPACITOR AND ONE SIDE OF SAID FIRST LOAD RESISTOR CONNECTED IN PARALLEL TO SAID FIRST RECTIFIER, (B) A SECOND DETECTOR MEANS INCLUDING (1) A SECOND RECTIFIER, (2) A SECOND LOAD RESISTOR, AND (3) A SECOND CAPACITOR, ONE SIDE OF SAID SECOND CAPACITOR AND ONE SIDE OF SAID SECOND LOAD RESISTOR CONNECTED IN PARALLEL TO SAID SECOND RECTIFIER, A SECOND SIDE OF SAID SECOND CAPACITOR AND A SECOND SIDE OF SAID LOAD RESISTOR CONNECTED TO A COMMON POINT WITH A SECOND SIDE OF SAID FIRST CAPACITOR AND A SECOND SIDE OF SAID FIRST LOAD RESISTOR, (C) AN INPUT MEANS INCLUDING (1) A FIRST INPUT CIRCUIT CONNECTED TO SAID FIRST DETECTOR MEANS, AND (2) A SECOND INPUT CIRCUIT INCLUDING A PIEZOELECTRIC CRYSTAL MEANS AND A VARIABLE CAPACITOR CONNECTED IN SERIES TO SAID SECOND DETECTOR MEANS, SAID FIRST AND SECOND INPUT CIRCUITS CONNECTED IN PARALLEL, AND (D) THIRD AND FOURTH LOAD RESISTORS CONNECTED IN SERIES BETWEEN INPUTS OF SAID FIRST AND SECOND RECTIFIERS, ADJACENT ENDS OF SAID THIRD AND FOURTH LOAD RESISTORS CONNECTED DIRECTLY TO SAID COMMON POINT.
Claim 2
Dependent Claim 210 words
A DISCRIMINATOR FOR DEMODULATING A FREQUENCY MODULATED SEISMIC SIGNAL COMPRISING (A) A FIRST DETECTOR MEANS INCLUDING (1) A FIRST RECTIFIER, (2) A FIRST LOAD RESISTOR, AND (3) A FIRST CAPACITOR, ONE SIDE OF SAID FIRST CAPACITOR AND ONE SIDE OF SAID FIRST LOAD RESISTOR CONNECTED IN PARALLEL TO SAID FIRST RECTIFIER, (B) A SECOND DETECTOR MEANS INCLUDING (1) A SECOND RECTIFIER, (2) A SECOND LOAD RESISTOR, AND (3) A SECOND CAPACITOR, ONE SIDE OF SAID SECOND CAPACITOR AND ONE SIDE OF SAID SECOND LOAD RESISTOR CONNECTED IN PARALLEL TO SAID SECOND RECTIFIER, A SECOND SIDE OF SAID SECOND CAPACITOR AND A SECOND SIDE OF SAID LOAD RESISTOR CONNECTED TO A COMMON POINT WITH A SECOND SIDE OF SAID FIRST CAPACITOR AND A SECOND SIDE OF SAID FIRST LOAD RESISTOR, (C) AN INPUT MEANS INCLUDING (1) A FIRST INPUT CIRCUIT CONNECTED TO SAID FIRST DETECTOR MEANS, AND (2) A SECOND INPUT CIRCUIT INCLUDING A PIEZOELECTRIC CRYSTAL MEANS AND A VARIABLE CAPACITOR CONNECTED IN SERIES TO SAID SECOND DETECTOR MEANS, SAID FIRST AND SECOND INPUT CIRCUITS CONNECTED IN PARALLEL, AND (D) THIRD AND FOURTH LOAD RESISTORS CONNECTED IN SERIES BETWEEN INPUTS OF SAID FIRST AND SECOND RECTIFIERS, ADJACENT ENDS OF SAID THIRD AND FOURTH LOAD RESISTORS CONNECTED DIRECTLY TO SAID COMMON POINT.

References Cited (Backward Citations)

CH237708A Cited
US2397840A Cited
US2397841A Cited
US2712600A Cited
US2849607A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1967-02-24 1967-08-26 1968-02-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1971-02-24 1971-08-26 1972-02-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1975-02-24 1975-08-26 1976-02-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag