← Back to Patent Explorer
US3112410A Expired / Lapsed US ⏱️ 0.0 years remaining

Transistor switch having impedance means effecting negligible drop between emitter and collector

Assignee: General Precision Inc
•
Filing: 1959-08-17
•
Granted: 1963-11-26
•
Expires: 1979-08-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Schmid Hermann

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 13:38
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/60; H03K17/601; H03D; H03D1/00; H03D1/22; H03D1/229; H03D3/00; H03D3/02; H03D3/06; H03D3/14; H03F; H03F3/00; H03F3/38; H03F3/387; H03K17/62; H03K17/6257; H03K17/66; H03K17/665; H03K17/666

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 220 words
AN ELECTRONIC SWITCHING CIRCUIT HAVING A SIGNAL TERMINAL AND AN OUTPUT TERMINAL, SAID CIRCUIT BEING OPERABLE UPON APPLICATION OF A CONTROL VOLTAGE VARYING IN POLARITY TO APPLY AND DISCONNECT ELECTRICALLY SAID SIGNAL TERMINAL TO AND FROM SAID OUTPUT TERMINAL, COMPRISING IN COMBINATION; A TRANSISTOR HAVING A BASE TERMINAL AND EMITTER AND COLLECTOR ELECTRODES, ONE OF SAID ELECTRODES BEING CONNECTED TO SAID SIGNAL TERMINAL AND THE OTHER OF SAID ELECTRODES BEING CONNECTED TO SAID OUTPUT TERMINAL; CIRCUIT MEANS FOR APPLYING SAID CONTROL VOLTAGE BETWEEN SAID BASE TERMINAL AND A FOURTH TERMINAL; A FIRST CIRCUIT INCLUDING A FIRST DIODE AND A FIRST RESISTANCE CONNECTED IN SERIES BETWEEN SAID FOURTH TERMINAL AND SAID COLLECTOR ELECTRODE; A SECOND CIRCUIT INCLUDING A SECOND DIODE AND A SECOND RESISTANCE CONNECTED IN SERIES BETWEEN SAID FOURTH TERMINAL AND SAID EMITTER ELECTRODE; WHEREIN THE SUM OF THE IMPEDANCE OF SAID FIRST RESISTANCE, THE FORWARD IMPEDANCE OF SAID FIRST DIODE AND THE COLLECTOR-BASE JUNCTION FORWARD IMPEDANCE OF SAID TRANSISTOR IS MADE SUBSTANTIALLY EQUAL TO THE SUM OF SAID SECOND RESISTANCE, THE FORWARD IMPEDANCE OF SAID SECOND DIODE AND THE BASE-EMITTER JUNCTION FORWARD IMPEDANCE OF SAID TRANSISTOR, WHEREBY THE VOLTAGE DROP ACROSS THE COLLECTOR-BASE JUNCTION SUBSTANTIALLY EQUALS THE VOLTAGE DROP ACROSS THE BASE-EMITTER JUNCTION, SUBSTANTIALLY TO ELIMINATE ANY VOLTAGE DROP BETWEEN SAID COLLECTOR AND SAID EMITTER WHEN SAID TRANSISTOR CONDUCTS.
Claim 2
Dependent Claim 220 words
AN ELECTRONIC SWITCHING CIRCUIT HAVING A SIGNAL TERMINAL AND AN OUTPUT TERMINAL, SAID CIRCUIT BEING OPERABLE UPON APPLICATION OF A CONTROL VOLTAGE VARYING IN POLARITY TO APPLY AND DISCONNECT ELECTRICALLY SAID SIGNAL TERMINAL TO AND FROM SAID OUTPUT TERMINAL, COMPRISING IN COMBINATION; A TRANSISTOR HAVING A BASE TERMINAL AND EMITTER AND COLLECTOR ELECTRODES, ONE OF SAID ELECTRODES BEING CONNECTED TO SAID SIGNAL TERMINAL AND THE OTHER OF SAID ELECTRODES BEING CONNECTED TO SAID OUTPUT TERMINAL; CIRCUIT MEANS FOR APPLYING SAID CONTROL VOLTAGE BETWEEN SAID BASE TERMINAL AND A FOURTH TERMINAL; A FIRST CIRCUIT INCLUDING A FIRST DIODE AND A FIRST RESISTANCE CONNECTED IN SERIES BETWEEN SAID FOURTH TERMINAL AND SAID COLLECTOR ELECTRODE; A SECOND CIRCUIT INCLUDING A SECOND DIODE AND A SECOND RESISTANCE CONNECTED IN SERIES BETWEEN SAID FOURTH TERMINAL AND SAID EMITTER ELECTRODE; WHEREIN THE SUM OF THE IMPEDANCE OF SAID FIRST RESISTANCE, THE FORWARD IMPEDANCE OF SAID FIRST DIODE AND THE COLLECTOR-BASE JUNCTION FORWARD IMPEDANCE OF SAID TRANSISTOR IS MADE SUBSTANTIALLY EQUAL TO THE SUM OF SAID SECOND RESISTANCE, THE FORWARD IMPEDANCE OF SAID SECOND DIODE AND THE BASE-EMITTER JUNCTION FORWARD IMPEDANCE OF SAID TRANSISTOR, WHEREBY THE VOLTAGE DROP ACROSS THE COLLECTOR-BASE JUNCTION SUBSTANTIALLY EQUALS THE VOLTAGE DROP ACROSS THE BASE-EMITTER JUNCTION, SUBSTANTIALLY TO ELIMINATE ANY VOLTAGE DROP BETWEEN SAID COLLECTOR AND SAID EMITTER WHEN SAID TRANSISTOR CONDUCTS.

References Cited (Backward Citations)

US2899571A Cited
US2698392A Cited
US2889467A Cited
US2891171A Cited
US2900506A Cited
US2992409A Cited
US2816238A Cited
US2935625A Cited
US2862171A Cited
US2931921A Cited
US2988688A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1966-11-25 1967-05-27 1967-11-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1970-11-25 1971-05-27 1971-11-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1974-11-25 1975-05-27 1975-11-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag