US3109982A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Transistor regulators
Assignee: AT&T Inc
•
Filing: 1960-10-27
•
Granted: 1963-11-05
•
Expires: 1980-10-27
Abstract
No abstract record available.
Inventors
- 👤 Robert E D Anderson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 04:43
CPC Classifications
G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/56
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
185 words
A REGULATOR CIRCUIT COMPRISING FIRST AND SECOND TRANSISTORS EACH HAVING BASE, COLLECTOR AND EMITTER ELOCTRODES, A PAIR OF INPUT TERMINALS AND A PAIR OF OUTPUT TERMINALS, ONE OF SAID INPUT TERMINALS BEING AT A HIGHER POTENTIAL THAN SAID OTHER INPUT TERMINAL, MEANS FOR CONNECTING SAID ONE OF SAID INPUT TERMINALS TO ONE OF SAID OUTPUT TERMINALS, MEANS COMPRISING THE COLLECTOR-EMITTER ELECTRODES OF SAID FIRST TRANSISTOR FOR CONNECTING THE OTHER OF SAID INPUT TERMINALS TO THE OTHER OF SAID OUTPUT TERMINALS, FIRST AND SECOND RESISTORS, MEANS FOR CONNECTING THE EMITTER ELECTRODE OF SAID SECOND TRANSISTOR TO THE COLLECTOR ELECTRODE OF SAID FIRST TRANSISTOR, MEANS COMPRISING SAID FIRST RESISTOR FOR CONNECTING THE BASE ELECTRODE OF SAID SECOND TRANSISTOR TO THE COLLECTOR ELECTRODE OF SAID FIRST TRANSISTOR, MEANS COMPRISING SAID SECOND RESISTOR FOR CONNECTING THE SAID ONE INPUT TERMINAL AND THE COLLECTOR ELECTRODE OF SAID SECOND TRANSISTOR, MEANS FOR CONNECTING THE COLLECTOR ELECTRODE OF SAID SECOND TRANSISTOR TO THE BASE ELECTRODE OF SAID FIRST TRANSISTOR, MEANS RESPONSIVE TO OUTPUT VOLTAGE VARIATIONS AND MEANS FOR CONNECTING THE BASE ELECTRODE OF SAID SECOND TRANSISTOR TO SAID OUTPUT VOLTAGE RESPONSIVE MEANS.
Claim 2
Dependent Claim
185 words
A REGULATOR CIRCUIT COMPRISING FIRST AND SECOND TRANSISTORS EACH HAVING BASE, COLLECTOR AND EMITTER ELOCTRODES, A PAIR OF INPUT TERMINALS AND A PAIR OF OUTPUT TERMINALS, ONE OF SAID INPUT TERMINALS BEING AT A HIGHER POTENTIAL THAN SAID OTHER INPUT TERMINAL, MEANS FOR CONNECTING SAID ONE OF SAID INPUT TERMINALS TO ONE OF SAID OUTPUT TERMINALS, MEANS COMPRISING THE COLLECTOR-EMITTER ELECTRODES OF SAID FIRST TRANSISTOR FOR CONNECTING THE OTHER OF SAID INPUT TERMINALS TO THE OTHER OF SAID OUTPUT TERMINALS, FIRST AND SECOND RESISTORS, MEANS FOR CONNECTING THE EMITTER ELECTRODE OF SAID SECOND TRANSISTOR TO THE COLLECTOR ELECTRODE OF SAID FIRST TRANSISTOR, MEANS COMPRISING SAID FIRST RESISTOR FOR CONNECTING THE BASE ELECTRODE OF SAID SECOND TRANSISTOR TO THE COLLECTOR ELECTRODE OF SAID FIRST TRANSISTOR, MEANS COMPRISING SAID SECOND RESISTOR FOR CONNECTING THE SAID ONE INPUT TERMINAL AND THE COLLECTOR ELECTRODE OF SAID SECOND TRANSISTOR, MEANS FOR CONNECTING THE COLLECTOR ELECTRODE OF SAID SECOND TRANSISTOR TO THE BASE ELECTRODE OF SAID FIRST TRANSISTOR, MEANS RESPONSIVE TO OUTPUT VOLTAGE VARIATIONS AND MEANS FOR CONNECTING THE BASE ELECTRODE OF SAID SECOND TRANSISTOR TO SAID OUTPUT VOLTAGE RESPONSIVE MEANS.
References Cited (Backward Citations)
US2889512A
Cited
US2832900A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1966-11-04 | 1967-05-06 | 1967-11-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1970-11-04 | 1971-05-06 | 1971-11-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1974-11-04 | 1975-05-06 | 1975-11-05 | $7700.00 | Window Closed / Lapsed |