← Back to Patent Explorer
US3109943A Expired / Lapsed US ⏱️ 0.0 years remaining

Temperature and gain insensitive bistable transistor trigger circuit

Assignee: Barnes Engineering Co
•
Filing: 1960-12-02
•
Granted: 1963-11-05
•
Expires: 1980-12-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Monty M Merlen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 19:54
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/286; H03K3/2893

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 109 words
A TRANSISTOR CIRCUIT COMPRISING IN COMBINATION, (A) AN INPUT TRANSISTOR, INPUT MEANS CONNECTING TO THE BASE THEREOF, AND AN OUTPUT TRANSISTOR, (B) THE INPUT TRANSISTOR HAVING A COLLECTOR RESISTOR AND AN EMITTER RESISTOR, (C) COLLECTOR SUPPLY VOLTAGES FOR SAID TRANSISTORS THE SUPPLY VOLTAGE FOR THE OUTPUT TRANSISTOR BEING DIRECTLY CONNECTED TO THE COLLECTOR THEREOF AND THE SUPPLY VOLTAGE FOR THE INPUT TRANSISTOR BEING CONNECTED TO THE COLLECTOR RESISTOR, (D) A RESISTOR CONNECTING THE EMITTERS OF THE TWO TRANSISTORS, (E) MEANS FOR DIRECTLY COUPLING THE COLLECTOR OF THE INPUT TRANSISTOR TO THE BASE OF THE OUTPUT TRANSISTOR, AND (F) OUTPUT MEANS CONNECTED IN THE EMITTER CIRCUIT OF THE OUTPUT TRANSISTOR.
Claim 2
Dependent Claim 109 words
A TRANSISTOR CIRCUIT COMPRISING IN COMBINATION, (A) AN INPUT TRANSISTOR, INPUT MEANS CONNECTING TO THE BASE THEREOF, AND AN OUTPUT TRANSISTOR, (B) THE INPUT TRANSISTOR HAVING A COLLECTOR RESISTOR AND AN EMITTER RESISTOR, (C) COLLECTOR SUPPLY VOLTAGES FOR SAID TRANSISTORS THE SUPPLY VOLTAGE FOR THE OUTPUT TRANSISTOR BEING DIRECTLY CONNECTED TO THE COLLECTOR THEREOF AND THE SUPPLY VOLTAGE FOR THE INPUT TRANSISTOR BEING CONNECTED TO THE COLLECTOR RESISTOR, (D) A RESISTOR CONNECTING THE EMITTERS OF THE TWO TRANSISTORS, (E) MEANS FOR DIRECTLY COUPLING THE COLLECTOR OF THE INPUT TRANSISTOR TO THE BASE OF THE OUTPUT TRANSISTOR, AND (F) OUTPUT MEANS CONNECTED IN THE EMITTER CIRCUIT OF THE OUTPUT TRANSISTOR.

References Cited (Backward Citations)

US2789217A Cited
US2986650A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1966-11-04 1967-05-06 1967-11-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1970-11-04 1971-05-06 1971-11-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1974-11-04 1975-05-06 1975-11-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag