← Back to Patent Explorer
US3109110A Expired / Lapsed US ⏱️ 0.0 years remaining

Rectifier-amplifier with built in clipping

Assignee: Individual
•
Filing: 1961-12-27
•
Granted: 1963-10-29
•
Expires: 1981-12-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 George R Lewis

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 15:47
CPC Classifications
H; H03; H03G; H03G11/00; H03G11/002

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 185 words
A RECTIFIER-AMPLIFIER COMPRISING, A BALANCED CENTER TAPPED IMPEDENCE, FIRST AND SECOND TRANSISTORS OF LIKE TYPE HAVING THEIR EMITTERS CONNECTED TO A FIRST COMMON CIRCUIT POINT, THEIR COLLECTORS CONNECTED TO A SECOND COMMON CIRCUIT POINT AND THEIR RESPECTIVE BASES CONNECTED TO ONE AND THE OTHER ENDS OF SAID IMPEDANCE, A DIODE CONNECTED BETWEEN THE CENTER TAP OF THE BALANCED INPUT AND SAID SECOND COMMON CIRCUIT POINTS AND POLED TO CONDUCT IN THE DIRECTION OF FORWARD CURRENT FLOW OF SAID TRANSISTORS, A THIRD TRANSISTOR HAVING ITS BASE CONNECTED TO SAID SECOND CIRCUIT POINT, A SOURCE OF DIRECT CURRENT POTENTIAL ADAPTED TO APPLY AN OPERATING POTENTIAL TO SAID FIRST AND SECOND TRANSISTORS AND TO APPLY A CUT OFF BIAS POTENTIAL TO SAID THIRD TRANSISTOR, SAID SOURCE OF DIRECT CURRENT POTENTIAL BEING APPLIED TO SAID CENTER TAP OF THE BALANCED INPUT THROUGH A DROPPING RESISTOR, WHEREBY AN ALTERNATING CURRENT SIGNAL APPLIED TO SAID BALANCED IMPEDANCE OF A MAGNITUDE SUFFICIENT TO CAUSE CONDITION THROUGH SAID DIODE WILL DRIVE SAID TRANSISTOR IN PUSH-PULL RELATIONSHIP AND CAUSE THE VOLTAGE AT THE BASE OF SAID THIRD TRANSISTOR TO DROP PERMITTING SAME TO CONDUCT.
Claim 2
Dependent Claim 185 words
A RECTIFIER-AMPLIFIER COMPRISING, A BALANCED CENTER TAPPED IMPEDENCE, FIRST AND SECOND TRANSISTORS OF LIKE TYPE HAVING THEIR EMITTERS CONNECTED TO A FIRST COMMON CIRCUIT POINT, THEIR COLLECTORS CONNECTED TO A SECOND COMMON CIRCUIT POINT AND THEIR RESPECTIVE BASES CONNECTED TO ONE AND THE OTHER ENDS OF SAID IMPEDANCE, A DIODE CONNECTED BETWEEN THE CENTER TAP OF THE BALANCED INPUT AND SAID SECOND COMMON CIRCUIT POINTS AND POLED TO CONDUCT IN THE DIRECTION OF FORWARD CURRENT FLOW OF SAID TRANSISTORS, A THIRD TRANSISTOR HAVING ITS BASE CONNECTED TO SAID SECOND CIRCUIT POINT, A SOURCE OF DIRECT CURRENT POTENTIAL ADAPTED TO APPLY AN OPERATING POTENTIAL TO SAID FIRST AND SECOND TRANSISTORS AND TO APPLY A CUT OFF BIAS POTENTIAL TO SAID THIRD TRANSISTOR, SAID SOURCE OF DIRECT CURRENT POTENTIAL BEING APPLIED TO SAID CENTER TAP OF THE BALANCED INPUT THROUGH A DROPPING RESISTOR, WHEREBY AN ALTERNATING CURRENT SIGNAL APPLIED TO SAID BALANCED IMPEDANCE OF A MAGNITUDE SUFFICIENT TO CAUSE CONDITION THROUGH SAID DIODE WILL DRIVE SAID TRANSISTOR IN PUSH-PULL RELATIONSHIP AND CAUSE THE VOLTAGE AT THE BASE OF SAID THIRD TRANSISTOR TO DROP PERMITTING SAME TO CONDUCT.

References Cited (Backward Citations)

US2881332A Cited
US2883539A Cited
US2985772A Cited
US3072838A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1966-10-28 1967-04-29 1967-10-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1970-10-28 1971-04-29 1971-10-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1974-10-28 1975-04-29 1975-10-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag