← Back to Patent Explorer
US3100875A Expired / Lapsed US ⏱️ 0.0 years remaining

Time base a.m. detector

Assignee: Individual
•
Filing: 1960-04-27
•
Granted: 1963-08-13
•
Expires: 1980-04-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Herbert L Peterson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 20:00
CPC Classifications
H; H03; H03M; H03M1/00; H03D; H03D1/00; H03M1/12; H03M1/14

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 129 words
AN ENVELOPE DETECTOR FOR AMPLITUDE MODULATED CARRIER WAVES COMPRISING AN ANALOG-TO-DIGITAL CONVERTER WITH AN ANALOG INPUT FOR SAID CARRIER WAVES AND AN EXTERNAL SAMPLING SIGNAL INPUT, A DIRECT PATH AND A DELAY PATH EACH HAVING AN INPUT CONNECTED TO SAID ANALOG INPUT, SAID DELAY PATH INCLUDING MEANS TO DELAY AND INVERT SIGNALS PASSING THERETHROUGH, ADDER MEANS TO COMBINE THE OUTPUT SIGNALS FROM SAID DIRECT AND SAID DELAY PATHS, A SOURCE OF CLOCK PULSES, A LEVEL DISCRIMINATING MEANS CONNECTED TO SAID ADDER MEANS AND SAID SOURCE OF CLOCK PULSES FOR EMITTING A SAMPLING PULSE IN RESPONSE TO AT LEAST THE FIRST CLOCK PULSE FOLLOWING A SIGN CHANGE IN THE COMBINED SIGNAL FROM SAID ADDER MEANS THE OUTPUT OF SAID LEVEL DISCRIMINATING MEANS BEING CONNECTED TO SAID EXTERNAL SAMPLING SIGNAL INPUT.
Claim 2
Dependent Claim 129 words
AN ENVELOPE DETECTOR FOR AMPLITUDE MODULATED CARRIER WAVES COMPRISING AN ANALOG-TO-DIGITAL CONVERTER WITH AN ANALOG INPUT FOR SAID CARRIER WAVES AND AN EXTERNAL SAMPLING SIGNAL INPUT, A DIRECT PATH AND A DELAY PATH EACH HAVING AN INPUT CONNECTED TO SAID ANALOG INPUT, SAID DELAY PATH INCLUDING MEANS TO DELAY AND INVERT SIGNALS PASSING THERETHROUGH, ADDER MEANS TO COMBINE THE OUTPUT SIGNALS FROM SAID DIRECT AND SAID DELAY PATHS, A SOURCE OF CLOCK PULSES, A LEVEL DISCRIMINATING MEANS CONNECTED TO SAID ADDER MEANS AND SAID SOURCE OF CLOCK PULSES FOR EMITTING A SAMPLING PULSE IN RESPONSE TO AT LEAST THE FIRST CLOCK PULSE FOLLOWING A SIGN CHANGE IN THE COMBINED SIGNAL FROM SAID ADDER MEANS THE OUTPUT OF SAID LEVEL DISCRIMINATING MEANS BEING CONNECTED TO SAID EXTERNAL SAMPLING SIGNAL INPUT.

References Cited (Backward Citations)

US2764679A Cited
US2840707A Cited
US2955203A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1966-08-12 1967-02-11 1967-08-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1970-08-12 1971-02-11 1971-08-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1974-08-12 1975-02-11 1975-08-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag