← Back to Patent Explorer
US3099753A Expired / Lapsed US ⏱️ 0.0 years remaining

Three level logical circuits

Assignee: International Business Machines Corp
•
Filing: 1960-04-14
•
Granted: 1963-07-30
•
Expires: 1980-04-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Martin S Schmookler

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 21:56
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/38; G06F7/48; G06F7/50; G06F7/501; G06F7/502; H; H03; H03K; H03K19/00; H03K19/0002; H03K19/02; H03K19/08; H03K19/082; H03K19/0823; H03K19/086

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 161 words
A LOGICAL BLOCK COMPRISING, A CONSTANT CURRENT SOURCE, FIRST, SECOND AND THIRD TRANSISTORS, EEACH HAVING EMITTER, BASE AND COLLECTOR ELEMENTS, MEANS CONNECTING ALL OF SAID EMITTERS TO SAID CONSTANT CURRENT SOURCE, MEANS FOR APPLYING AN INPUT SIGNAL TO THE BASE OF SAID FIRST TRANSISTOR, SAID INPUT SIGNAL VARYING BETWEEN A FIRST VOLTAGE LEVEL AT WHICH SAID TRANSISTOR IS NON-CONDUCTING AND A SECOND VOLTAGE LEVEL AT WHICH SAID TRANSISTOR IS CONDUCTING, MEANS FOR APPLYING AN INPUT SIGNAL TO THE BASE OF SAID SECOND TRANSISTOR, SAID SIGNAL VARYING BETWEEN SAID FIRST VOLTAGE LEVEL AT WHICH SAID SECOND TRANSISTOR IS CUT OFF AND A THIRD VOLTAGE LEVEL WHICH TENDS TO RENDER SAID TRANSISTOR MORE CONDUCTIVE THAN SAID SECOND VOLTAGE LEVEL, MEANS COUPLING THE BASE OF SAID THIRD TRANSISTOR TO A FIXED VOLTAGE LEVEL AT WHICH SAID THIRD TRANSISTOR WILL BE RENDERED CONDUCTIVE WHEN BOTH SAID FIRST AND SECOND TRANSISTORS ARE RENDERED NON-CONDUCTIVE, AND MEANS TO DERIVE AN OUTPUT FROM SAID FIRST AND THIRD TRANSISTORS.
Claim 2
Dependent Claim 161 words
A LOGICAL BLOCK COMPRISING, A CONSTANT CURRENT SOURCE, FIRST, SECOND AND THIRD TRANSISTORS, EEACH HAVING EMITTER, BASE AND COLLECTOR ELEMENTS, MEANS CONNECTING ALL OF SAID EMITTERS TO SAID CONSTANT CURRENT SOURCE, MEANS FOR APPLYING AN INPUT SIGNAL TO THE BASE OF SAID FIRST TRANSISTOR, SAID INPUT SIGNAL VARYING BETWEEN A FIRST VOLTAGE LEVEL AT WHICH SAID TRANSISTOR IS NON-CONDUCTING AND A SECOND VOLTAGE LEVEL AT WHICH SAID TRANSISTOR IS CONDUCTING, MEANS FOR APPLYING AN INPUT SIGNAL TO THE BASE OF SAID SECOND TRANSISTOR, SAID SIGNAL VARYING BETWEEN SAID FIRST VOLTAGE LEVEL AT WHICH SAID SECOND TRANSISTOR IS CUT OFF AND A THIRD VOLTAGE LEVEL WHICH TENDS TO RENDER SAID TRANSISTOR MORE CONDUCTIVE THAN SAID SECOND VOLTAGE LEVEL, MEANS COUPLING THE BASE OF SAID THIRD TRANSISTOR TO A FIXED VOLTAGE LEVEL AT WHICH SAID THIRD TRANSISTOR WILL BE RENDERED CONDUCTIVE WHEN BOTH SAID FIRST AND SECOND TRANSISTORS ARE RENDERED NON-CONDUCTIVE, AND MEANS TO DERIVE AN OUTPUT FROM SAID FIRST AND THIRD TRANSISTORS.

References Cited (Backward Citations)

US2971696A Cited
US2930530A Cited
US3015734A Cited
US2898479A Cited
US2966305A Cited
US2870348A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1966-07-29 1967-01-28 1967-07-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1970-07-29 1971-01-28 1971-07-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1974-07-29 1975-01-28 1975-07-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag