← Back to Patent Explorer
US3099002A Expired / Lapsed US ⏱️ 0.0 years remaining

Encoder circuits

Assignee: Datex Corp
•
Filing: 1959-02-24
•
Granted: 1963-07-23
•
Expires: 1979-02-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Carl P Spaulding
  • 👤 Wilson Merton Carr

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 07:53
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/22; H03M1/24; H03M1/28; H03M1/30; H03M1/303; H03M1/305

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 389 words
IN AN ENCODER, A ROTATABLE SHAFT MOUNTING A DISC HAVING AT LEAST A SINGLE CONTINUOUS TRACK THEREON HAVING A BINARY CHARACTERS RECORDED AS CONDUCTIVE AND NONCONDUCTIVE SEGMENTS, SENSING MEANS MOUNTED FOR CONTINUOUSLY ENGAGING SAID DISC FOR SENSING THE SEGMENTS THEREOF TO CONTINUOUSLY PROVIDE BINARY CODED ELECTRICAL SIGNALS CORRESPONDING THERETO, SAID ROTATABLE SHAFT BEING ADAPTED TO BE RESPONSIVE TO ANALOG INFORMATION TO DRIVE THE SHAFT AT A RATE TO CAUSE THE SENSING MEANS TO INTERMITTENTLY ENGAGE AND DISENGAGE ANY ONE SEGMENT ON THE DISC AND THEREBY PROVIDE ELECTRICAL SIGNALS CORRESPONDING TO THE RECORDED BINARY CHARACTERS WHEREBY ERRONEOUS SIGNALS MAY BE DERIVED FROM THE ENCODER, SWITCHING CIRCUIT MEANS HAVING TWO CONDUCTIVE CONDITIONS AND CONTINUOUSLY SWITCHABLE THEREBETWEEN COUPLED TO SAID SENSING MEANS TO BE SWITCHABLY RESPOSIVE TO EACH CHANGE IN THE BINARY CHARACTER OF THE SIGNAL COUPLED THERETO, SAID SWITCHING CIRCUIT COMPRISING A PAIR OF TRANSISTORS EACH HAVING AN INPUT, OUTPUT, AND CONTROL ELECTRODE, IMPEDANCE MEANS INCLUDING A COMMON IMPEDANCE ELEMENT FOR BIASING THE INPUT-CONTROL ELECTRODE CIRCUIT OF EACH OF SAID TRANSISTORS RELATIVE TO A REFERENCE POTENTIAL TO ASSURE ONE OF SAID TRANSISTORS IS IN A NONCONDUCTIVE CONDITION WHILE THE OTHER IS IN A CONDUCTIVE CONDITION, INPEDANCE MEANS COUPLED BETWEEN THE OUTPUT ELECTRODE OF ONE OF SAID TRANSISTORS AND THE CONTROL ELECTRODE OF THE OTHER OF SAID TRANSISTORS INDIVIDUAL IMPEDANCE MEANS COUPLED TO EACH OUTPUT ELECTRODE AND A POINT OF OPPOSITE POTENTIAL WITH RESPECT TO SAID REFERENCE POTENTIAL, A RESISTANCE-CAPACITANCE TIME DELAY CIRCUIT COUPLED TO THE CONTROL ELECTRODE FOR SAID ONE TRANSISTOR, AN ASYMMETRICAL CONDUCTIVE DEVICE CONNECTED TO THE JUNCTION OF SAID RESISTANCE-CAPACITANCE CIRCUIT AND TO THE OUTPUT ELECTRODE OF THE OTHER TRANSISTOR AND POLED TO CAUSE THE CHARGING AND DISCHARGING OF THE CAPACITOR IN ACCORDANCE WITH THE CONDUCTIVE AND NONCONDUCTIVE CONDITION RESPECTIVELY OF SAID ONE TRANSISTOR, ANOTHER TIME DELAY MEANS HAVING A TIME DELAY GREATER THAN THE TIME INTERVALS DURING WHICH THE SENSING MEANS IN DISENGAGED FROM THE DISC AND COUPLED INTERMEDIATE SAID SENSING MEANS AND THE INPUTCONTROL CIRCUIT OF SAID ONE TRANSISTOR TO THEREBY TRANSMIT THERETO ONLY THE ELECTRICAL SIGNALS CORRESPONDING TO A SENSED CONDUCTIVE OR NONCONDUCTIVE SEGMENT, THE RESISTANCE-CAPACITANCE TIME DELAY CIRCUIT COUPLED TO SAID ONE TRANSISTOR IN RESPONSIVE TO THE SIGNALS DERIVED FROM SAID ANOTHER DELAY CIRCUIT TO MAINTAIN THE TRANSISTOR IN THEIR RESPECTIVE CONDUCTIVE CONDITIONS FOR A PRESELECTED INTERVAL AFTER THEY HAVE ASSUMED THEIR RESPECTIVE CONDUCTIVE CONDITIONS.
Claim 2
Dependent Claim 389 words
IN AN ENCODER, A ROTATABLE SHAFT MOUNTING A DISC HAVING AT LEAST A SINGLE CONTINUOUS TRACK THEREON HAVING A BINARY CHARACTERS RECORDED AS CONDUCTIVE AND NONCONDUCTIVE SEGMENTS, SENSING MEANS MOUNTED FOR CONTINUOUSLY ENGAGING SAID DISC FOR SENSING THE SEGMENTS THEREOF TO CONTINUOUSLY PROVIDE BINARY CODED ELECTRICAL SIGNALS CORRESPONDING THERETO, SAID ROTATABLE SHAFT BEING ADAPTED TO BE RESPONSIVE TO ANALOG INFORMATION TO DRIVE THE SHAFT AT A RATE TO CAUSE THE SENSING MEANS TO INTERMITTENTLY ENGAGE AND DISENGAGE ANY ONE SEGMENT ON THE DISC AND THEREBY PROVIDE ELECTRICAL SIGNALS CORRESPONDING TO THE RECORDED BINARY CHARACTERS WHEREBY ERRONEOUS SIGNALS MAY BE DERIVED FROM THE ENCODER, SWITCHING CIRCUIT MEANS HAVING TWO CONDUCTIVE CONDITIONS AND CONTINUOUSLY SWITCHABLE THEREBETWEEN COUPLED TO SAID SENSING MEANS TO BE SWITCHABLY RESPOSIVE TO EACH CHANGE IN THE BINARY CHARACTER OF THE SIGNAL COUPLED THERETO, SAID SWITCHING CIRCUIT COMPRISING A PAIR OF TRANSISTORS EACH HAVING AN INPUT, OUTPUT, AND CONTROL ELECTRODE, IMPEDANCE MEANS INCLUDING A COMMON IMPEDANCE ELEMENT FOR BIASING THE INPUT-CONTROL ELECTRODE CIRCUIT OF EACH OF SAID TRANSISTORS RELATIVE TO A REFERENCE POTENTIAL TO ASSURE ONE OF SAID TRANSISTORS IS IN A NONCONDUCTIVE CONDITION WHILE THE OTHER IS IN A CONDUCTIVE CONDITION, INPEDANCE MEANS COUPLED BETWEEN THE OUTPUT ELECTRODE OF ONE OF SAID TRANSISTORS AND THE CONTROL ELECTRODE OF THE OTHER OF SAID TRANSISTORS INDIVIDUAL IMPEDANCE MEANS COUPLED TO EACH OUTPUT ELECTRODE AND A POINT OF OPPOSITE POTENTIAL WITH RESPECT TO SAID REFERENCE POTENTIAL, A RESISTANCE-CAPACITANCE TIME DELAY CIRCUIT COUPLED TO THE CONTROL ELECTRODE FOR SAID ONE TRANSISTOR, AN ASYMMETRICAL CONDUCTIVE DEVICE CONNECTED TO THE JUNCTION OF SAID RESISTANCE-CAPACITANCE CIRCUIT AND TO THE OUTPUT ELECTRODE OF THE OTHER TRANSISTOR AND POLED TO CAUSE THE CHARGING AND DISCHARGING OF THE CAPACITOR IN ACCORDANCE WITH THE CONDUCTIVE AND NONCONDUCTIVE CONDITION RESPECTIVELY OF SAID ONE TRANSISTOR, ANOTHER TIME DELAY MEANS HAVING A TIME DELAY GREATER THAN THE TIME INTERVALS DURING WHICH THE SENSING MEANS IN DISENGAGED FROM THE DISC AND COUPLED INTERMEDIATE SAID SENSING MEANS AND THE INPUTCONTROL CIRCUIT OF SAID ONE TRANSISTOR TO THEREBY TRANSMIT THERETO ONLY THE ELECTRICAL SIGNALS CORRESPONDING TO A SENSED CONDUCTIVE OR NONCONDUCTIVE SEGMENT, THE RESISTANCE-CAPACITANCE TIME DELAY CIRCUIT COUPLED TO SAID ONE TRANSISTOR IN RESPONSIVE TO THE SIGNALS DERIVED FROM SAID ANOTHER DELAY CIRCUIT TO MAINTAIN THE TRANSISTOR IN THEIR RESPECTIVE CONDUCTIVE CONDITIONS FOR A PRESELECTED INTERVAL AFTER THEY HAVE ASSUMED THEIR RESPECTIVE CONDUCTIVE CONDITIONS.

References Cited (Backward Citations)

US2899673A Cited
US2793807A Cited
US2873441A Cited
US2866106A Cited
US2906892A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1966-07-22 1967-01-21 1967-07-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1970-07-22 1971-01-21 1971-07-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1974-07-22 1975-01-21 1975-07-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag