← Back to Patent Explorer
US3090927A Expired / Lapsed US ⏱️ 0.0 years remaining

Automatic gain control circuit

Assignee: Telefunken AG
•
Filing: 1960-08-01
•
Granted: 1963-05-21
•
Expires: 1980-08-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Minner Willy

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 08:49
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/44; H04N5/52; H03; H03G; H03G1/00; H03G1/0005; H03G1/0035; H03G1/0052; H03G3/00; H03G3/20; H03G3/30; H03G3/3052; H03G3/3057

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 133 words
IN A TUNED HIGH FREQUENCY TRANSISTORIZED AMPLIFIER HAVING A RECTIFIED OUTPUT COMPRISING A GAIN CONTROL POTENTIAL AND HAVING A FOUR-TERMINAL TRANSMISSION NETWORK CONNECTED TO THE INPUT TO THE AMPLIFIER, SAID NETWORK HAVING IN A SERIES BRANCH A DIODE RECTIFIER CONTROLLED BY A D.C. CONTROL VOLTAGE DELIVERED BY A CONTROL TRANSISTOR CONNECTED TO RECEIVED SAID GAIN CONTROL POTENTIAL AND TO DELIVER SAID CONTROL VOLTAGE TO SAID DIODE RETIFIER FORWARD-BIASING THE LATTER IN THE ABSENCE OF A SIGNAL INPUT VOLTAGE TO THE NETWORK IN THE PRESENCE OF A SMALL INPUT SIGNAL VOLTAGE, AND FOR REVERSE-BIASING SAID DIODE RECTIFIER IN THE PRESENCE OF SUBSTANTIAL INCREASE IN THE INPUT SIGNAL VOLTAGE, THE IMPROVEMENT COMPRISING MEANS CONNECTED IN PARALLEL WITH SAID DIODE RECTIFIER FOR NEUTRALIZING THE RESIDUAL SERIES RESISTANCE AND CAPACITANCE THEREOF WHEN THE DIODE IS FULLY REVERSE-BIASED.
Claim 2
Dependent Claim 133 words
IN A TUNED HIGH FREQUENCY TRANSISTORIZED AMPLIFIER HAVING A RECTIFIED OUTPUT COMPRISING A GAIN CONTROL POTENTIAL AND HAVING A FOUR-TERMINAL TRANSMISSION NETWORK CONNECTED TO THE INPUT TO THE AMPLIFIER, SAID NETWORK HAVING IN A SERIES BRANCH A DIODE RECTIFIER CONTROLLED BY A D.C. CONTROL VOLTAGE DELIVERED BY A CONTROL TRANSISTOR CONNECTED TO RECEIVED SAID GAIN CONTROL POTENTIAL AND TO DELIVER SAID CONTROL VOLTAGE TO SAID DIODE RETIFIER FORWARD-BIASING THE LATTER IN THE ABSENCE OF A SIGNAL INPUT VOLTAGE TO THE NETWORK IN THE PRESENCE OF A SMALL INPUT SIGNAL VOLTAGE, AND FOR REVERSE-BIASING SAID DIODE RECTIFIER IN THE PRESENCE OF SUBSTANTIAL INCREASE IN THE INPUT SIGNAL VOLTAGE, THE IMPROVEMENT COMPRISING MEANS CONNECTED IN PARALLEL WITH SAID DIODE RECTIFIER FOR NEUTRALIZING THE RESIDUAL SERIES RESISTANCE AND CAPACITANCE THEREOF WHEN THE DIODE IS FULLY REVERSE-BIASED.

References Cited (Backward Citations)

US2279128A Cited
US2285794A Cited
US2859286A Cited
US2870271A Cited
US2895045A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1966-05-20 1966-11-19 1967-05-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1970-05-20 1970-11-19 1971-05-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1974-05-20 1974-11-19 1975-05-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag