← Back to Patent Explorer
US3089964A Expired / Lapsed US ⏱️ 0.0 years remaining

Inverter with output clamp and r-c circuit

Assignee: International Business Machines Corp
•
Filing: 1959-05-22
•
Granted: 1963-05-14
•
Expires: 1979-05-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 George D Bruce
  • 👤 Robert A Henle

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 22:33
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/082

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 366 words
AN INVERTER CIRCUIT COMPRISING A TRANSISTOR HAVING AN EMITTER, A COLLECTOR AND A BASE, MEANS DIRECTLY CONNECTING THE EMITTER TO A COMMON JUNCTION HAVING A FIXED POTENTIAL; A FIRST SOURCE OF DIRECT ELECTRICAL ENERGY AND A FIRST RESISTOR CONNECTED IN SERIES BETWEEN THE COMMON JUNCTION AND THE BASE WITH THE SOURCE POLED TO BIAS THE BASE REVERSELY WITH RESPECT OT THE EMITTER; AN INPUT TERMINAL, A SECOND RESISTOR AND A CAPACITOR CONNECTED IN PARALLEL BETWEEN THE INPUT TERMINAL AND THE BASE, THE INPUT TERMINAL AND THE BASE SERVING AS COMMON TERMINALS OF THE SECOND RESISTOR AND THE CAPACITOR, SIGNAL INPUT MEANS CONNECTED BETWEEN THE INPUT TERMINAL AND THE COMMON JUNCTION AND SHIFTABLE BETWEEN RELATIVELY NEGATIVE AND RELATIVELY POSITIVE SIGNAL CONDITIONS AND EFFECTIVE IN ONE ONLY OF SAID CONDITIONS TO OVERCOME THE REVERSE BIAS OF SAID FIRST SOURCE; A LOAD RESISTOR AND A SECOND SOURCE OF DIRECT ELECTRICAL ENERGY CONNECTED IN SERIES BETWEEN THE COLLECTOR AND THE COMMON JUNCTION, SAID SECOND SOURCE BEING POLED TO BIAS THE COLLECTOR REVERSELY WITH RESPECT TO THE BASE, A THIRD SOURCE OF DIRECT ELECTRICAL ENERGY HAVING ONE TERMINAL CONNECTED TO THE COMMON JUNCTION, A DIODE HAVING A FIRST ELECTRODE CONNECTED TO THE OPPOSITE TERMINAL OF THE THIRD SOURCE AND A SECOND ELECTRODE CONNECTED TO THE COLLECTOR, SAID DIODE BEING POLED TO PRESENT ITS HIGH IMPEDANCE TO CURRENT FROM THE THIRD SOURCE, SAID THIRD SOURCE BEING POLED WITH RESPECT TO THE COMMON JUNCTION IN THE SAME SENSE AS THE SECOND SOURCE AND HAVING A POTENTIAL SUBSTANTIALLY EQUAL TO THE DIFFERENCE BETWEEN THE POTENTIALS CORRESPONDING TO THE TWO SIGNAL CONDITIONS OF THE SIGNAL INPUT MEANS, AND AN OUTPUT TERMINAL CONNECTED TO THE COLLECTOR, SAID SOURCES AND SAID SIGNAL INPUT MEANS COOPERATING WHEN THE SIGNAL INPUT MEANS SHIFTS FROM ITS RELATIVELY NEGATIVE TO ITS RELATIVELY POSITIVE CONDITION TO SHIFT THE COLLECTOR ELECTRODE FROM A RELATIVELY POSITIVE TO A RELATIVELY NEGATIVE CONDITION, THEREBY PRODUCING AT THE OUTPUT TERMINAL A SIGNAL INVERTED WITH RESPECT TO THE INPUT SIGNAL; SAID THIRD SOURCE, SAID DIODE, AND SAID TRANSISTOR COOPERATING TO LIMIT THE AMPLITUDE OF THE INVERTED SIGNAL TO A VALUE SUBSTANTIALLY EQUAL TO THE DIFFERENCE BETWEEN THE POTENTIALS OF THE TWO SIGNAL CONDITIONS OF THE SIGNAL INPUT MEANS,
Claim 2
Dependent Claim 366 words
AN INVERTER CIRCUIT COMPRISING A TRANSISTOR HAVING AN EMITTER, A COLLECTOR AND A BASE, MEANS DIRECTLY CONNECTING THE EMITTER TO A COMMON JUNCTION HAVING A FIXED POTENTIAL; A FIRST SOURCE OF DIRECT ELECTRICAL ENERGY AND A FIRST RESISTOR CONNECTED IN SERIES BETWEEN THE COMMON JUNCTION AND THE BASE WITH THE SOURCE POLED TO BIAS THE BASE REVERSELY WITH RESPECT OT THE EMITTER; AN INPUT TERMINAL, A SECOND RESISTOR AND A CAPACITOR CONNECTED IN PARALLEL BETWEEN THE INPUT TERMINAL AND THE BASE, THE INPUT TERMINAL AND THE BASE SERVING AS COMMON TERMINALS OF THE SECOND RESISTOR AND THE CAPACITOR, SIGNAL INPUT MEANS CONNECTED BETWEEN THE INPUT TERMINAL AND THE COMMON JUNCTION AND SHIFTABLE BETWEEN RELATIVELY NEGATIVE AND RELATIVELY POSITIVE SIGNAL CONDITIONS AND EFFECTIVE IN ONE ONLY OF SAID CONDITIONS TO OVERCOME THE REVERSE BIAS OF SAID FIRST SOURCE; A LOAD RESISTOR AND A SECOND SOURCE OF DIRECT ELECTRICAL ENERGY CONNECTED IN SERIES BETWEEN THE COLLECTOR AND THE COMMON JUNCTION, SAID SECOND SOURCE BEING POLED TO BIAS THE COLLECTOR REVERSELY WITH RESPECT TO THE BASE, A THIRD SOURCE OF DIRECT ELECTRICAL ENERGY HAVING ONE TERMINAL CONNECTED TO THE COMMON JUNCTION, A DIODE HAVING A FIRST ELECTRODE CONNECTED TO THE OPPOSITE TERMINAL OF THE THIRD SOURCE AND A SECOND ELECTRODE CONNECTED TO THE COLLECTOR, SAID DIODE BEING POLED TO PRESENT ITS HIGH IMPEDANCE TO CURRENT FROM THE THIRD SOURCE, SAID THIRD SOURCE BEING POLED WITH RESPECT TO THE COMMON JUNCTION IN THE SAME SENSE AS THE SECOND SOURCE AND HAVING A POTENTIAL SUBSTANTIALLY EQUAL TO THE DIFFERENCE BETWEEN THE POTENTIALS CORRESPONDING TO THE TWO SIGNAL CONDITIONS OF THE SIGNAL INPUT MEANS, AND AN OUTPUT TERMINAL CONNECTED TO THE COLLECTOR, SAID SOURCES AND SAID SIGNAL INPUT MEANS COOPERATING WHEN THE SIGNAL INPUT MEANS SHIFTS FROM ITS RELATIVELY NEGATIVE TO ITS RELATIVELY POSITIVE CONDITION TO SHIFT THE COLLECTOR ELECTRODE FROM A RELATIVELY POSITIVE TO A RELATIVELY NEGATIVE CONDITION, THEREBY PRODUCING AT THE OUTPUT TERMINAL A SIGNAL INVERTED WITH RESPECT TO THE INPUT SIGNAL; SAID THIRD SOURCE, SAID DIODE, AND SAID TRANSISTOR COOPERATING TO LIMIT THE AMPLITUDE OF THE INVERTED SIGNAL TO A VALUE SUBSTANTIALLY EQUAL TO THE DIFFERENCE BETWEEN THE POTENTIALS OF THE TWO SIGNAL CONDITIONS OF THE SIGNAL INPUT MEANS,

References Cited (Backward Citations)

US2313906A Cited
US2579336A Cited
US2591961A Cited
US2644897A Cited
US2778978A Cited
US2759052A Cited
US2878398A Cited
US2853630A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1966-05-13 1966-11-12 1967-05-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1970-05-13 1970-11-12 1971-05-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1974-05-13 1974-11-12 1975-05-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag