← Back to Patent Explorer
US3089082A Expired / Lapsed US ⏱️ 0.0 years remaining

Switching circuits

Assignee: Individual
•
Filing: 1961-01-10
•
Granted: 1963-05-07
•
Expires: 1981-01-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Larry L Little

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 20:37
CPC Classifications
B; B03; B03C; B03C3/00; B03C3/34; B03C3/66; B03C3/68; Y; Y10; Y10S; Y10S323/00; Y10S323/903

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 152 words
A SYSTEM FOR AUTOMATICALLY ADJUSTING THE IMPEDANCE IN SERIES WITH A LOAD IN ORDER TO COMPENSATE FOR ELECTRICAL DISTURBANCES IN THE LOAD WHICH REACH A PREDETERMINED LEVEL AND FREQUENCY OF OCCURENCE, SAID SYSTEM COMPRISING: FIRST MEANS IN CIRCUIT WITH THE LOAD FOR DETECTING ELECTRICAL DISTURBANCES WHICH EXCEED SAID PREDETERMINED LEVEL; A TRANSISTOR HAVING BASE, EMITTER AND COLLECTOR ELECTRODES FOR RECEIVING SAID DETECTION OUTPUT SIGNAL OF SAID FIRST MEANS AT ITS BASE ELECTRODE; A STORAGE CAPACITOR COUPLED TO THE COLLECTOR-TO-EMITTER PATH OF SAID TRANSISTOR; MEANS IN CIRCUIT WITH SAID TRANSISTOR FOR PROVIDING A RELATIVELY FAST RATE OF CHARGING FOR SAID CAPACITOR THROUGH THE RELATIVELY LOW IMPEDANCE COLLECTOR-TO-EMITTER PATH OF SAID TRANSISTOR; MEANS IN CIRCUIT WITH SAID TRANSISTOR FOR PROVIDING A RELATIVELY SLOW DISCHARGING FOR SAID CAPACITOR THROUGH THE RELATIVELY HIGH BASE-EMITTER PATH THROUGH SAID TRANSISTOR; AND MEANS RESPONSIVE TO THE SIGNAL WHICH IS STORED IN SAID CAPACITOR FOR PRODUCING AN IMPEDANCE CONTROL SIGNAL.
Claim 2
Independent Claim 152 words
A SYSTEM FOR AUTOMATICALLY ADJUSTING THE IMPEDANCE IN SERIES WITH A LOAD IN ORDER TO COMPENSATE FOR ELECTRICAL DISTURBANCES IN THE LOAD WHICH REACH A PREDETERMINED LEVEL AND FREQUENCY OF OCCURENCE, SAID SYSTEM COMPRISING: FIRST MEANS IN CIRCUIT WITH THE LOAD FOR DETECTING ELECTRICAL DISTURBANCES WHICH EXCEED SAID PREDETERMINED LEVEL; A TRANSISTOR HAVING BASE, EMITTER AND COLLECTOR ELECTRODES FOR RECEIVING SAID DETECTION OUTPUT SIGNAL OF SAID FIRST MEANS AT ITS BASE ELECTRODE; A STORAGE CAPACITOR COUPLED TO THE COLLECTOR-TO-EMITTER PATH OF SAID TRANSISTOR; MEANS IN CIRCUIT WITH SAID TRANSISTOR FOR PROVIDING A RELATIVELY FAST RATE OF CHARGING FOR SAID CAPACITOR THROUGH THE RELATIVELY LOW IMPEDANCE COLLECTOR-TO-EMITTER PATH OF SAID TRANSISTOR; MEANS IN CIRCUIT WITH SAID TRANSISTOR FOR PROVIDING A RELATIVELY SLOW DISCHARGING FOR SAID CAPACITOR THROUGH THE RELATIVELY HIGH BASE-EMITTER PATH THROUGH SAID TRANSISTOR; AND MEANS RESPONSIVE TO THE SIGNAL WHICH IS STORED IN SAID CAPACITOR FOR PRODUCING AN IMPEDANCE CONTROL SIGNAL.

References Cited (Backward Citations)

US2297740A Cited
US2675092A Cited
US2925142A Cited
US2943697A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1966-05-06 1966-11-05 1967-05-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1970-05-06 1970-11-05 1971-05-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1974-05-06 1974-11-05 1975-05-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag