← Back to Patent Explorer
US3084266A Expired / Lapsed US ⏱️ 0.0 years remaining

Monostable multivibrator using emitter-follower feedback timing circuit

Assignee: GTE Sylvania Inc
•
Filing: 1960-05-27
•
Granted: 1963-04-02
•
Expires: 1980-05-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Bruce P Williams

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 18:03
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/18

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 125 words
A PULSE-FORMING NETWORK COMPRISING, IN COMBINATION, FIRST, SECOND AND THIRD TRANSISTORS EACH HAVING BASE, EMITTER AND COLLECTOR ELECTRODES, MEANS CONNECTING THE EMITTER ELECTRODES OF SAID FIRST AND SECOND TRANSISTORS TO A SOURCE OF REFERENCE POTENTIAL, MEANS INCLUDING A PARALLEL COMBINATION OF A RESISTOR AND A CAPACITOR CONNECTED BETWEEN THE COLLECTOR OF SAID FIRST TRANSISTOR AND THE BASE OF SAID SECOND TRANSISTOR INTERCONNECTING SAID FIRST AND SECOND TRANSISTORS AS A MONOSTABLE MULTIVIBRATOR, A SOURCE OF DIRECT CURRENT VOLTAGE OF CONTROLLABLE MAGNITUDE CONNECTED TO THE COLLECTOR OF SAID THIRD TRANSISTOR, MEANS COUPLING THE COLLECTOR OF SAID SECOND TRANSISTOR TO THE BASE OF SAID THIRD TRANSISTOR, AND A FEEDBACK PATH INCLUDING A CAPACITOR CONNECTED BETWEEN THE EMITTER OF SAID THIRD TRANSISTOR AND THE BASE OF SAID FIRST TRANSISTOR.
Claim 2
Dependent Claim 125 words
A PULSE-FORMING NETWORK COMPRISING, IN COMBINATION, FIRST, SECOND AND THIRD TRANSISTORS EACH HAVING BASE, EMITTER AND COLLECTOR ELECTRODES, MEANS CONNECTING THE EMITTER ELECTRODES OF SAID FIRST AND SECOND TRANSISTORS TO A SOURCE OF REFERENCE POTENTIAL, MEANS INCLUDING A PARALLEL COMBINATION OF A RESISTOR AND A CAPACITOR CONNECTED BETWEEN THE COLLECTOR OF SAID FIRST TRANSISTOR AND THE BASE OF SAID SECOND TRANSISTOR INTERCONNECTING SAID FIRST AND SECOND TRANSISTORS AS A MONOSTABLE MULTIVIBRATOR, A SOURCE OF DIRECT CURRENT VOLTAGE OF CONTROLLABLE MAGNITUDE CONNECTED TO THE COLLECTOR OF SAID THIRD TRANSISTOR, MEANS COUPLING THE COLLECTOR OF SAID SECOND TRANSISTOR TO THE BASE OF SAID THIRD TRANSISTOR, AND A FEEDBACK PATH INCLUDING A CAPACITOR CONNECTED BETWEEN THE EMITTER OF SAID THIRD TRANSISTOR AND THE BASE OF SAID FIRST TRANSISTOR.

References Cited (Backward Citations)

US2976427A Cited
US2970226A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1966-04-01 1966-10-01 1967-04-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1970-04-01 1970-10-01 1971-04-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1974-04-01 1974-10-01 1975-04-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag