← Back to Patent Explorer
US3078039A Expired / Lapsed US ⏱️ 0.0 years remaining

Error checking system for a parallel adder

Assignee: International Business Machines Corp
•
Filing: 1960-06-27
•
Granted: 1963-02-19
•
Expires: 1980-06-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Stanley F Anderson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 06:37
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/08; G06F11/10

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 141 words
IN A PARALLEL ADDER SYSTEM OF THE CLASS DESCRIBED HAVING TWO SOURCES OF SIGNALS REPRESENTING NUMBERS TO BE ADDED AND ADDING CIRCUITS TO GENERATE SIGNALS REPRESENTING THE SUM OF SAID NUMBERS, SAID ADDING CIRCUITS INCLUDING A CARRY-OVER CIRCUIT TO PRODUCE SIGNALS INDICATIVE OF CARRIES BETWEEN THE DENOMINATIONAL ORDERS OF SAID SUM, THE COMBINATION OF MEANS FOR TESTING SAID SUM SIGNALS AND SAID CARRY SIGNALS TO DETECT THE PRESENCE OF ERRONEOUS SIGNALS THEREIN, SAID MEANS COMPRISING, FOR EACH DENOMINATIONAL ORDER, A CIRCUIT RECEIVING SIGNALS REPRESENTING THE INPUT DIGITS AND THE INTERDENOMINATIONAL CARRY INTO THAT ORDER AND DETERMINING THEREFROM THE CARRY AND SUM SIGNALS WHICH SHOULD BE GENERATED IN SAID DENOMINATIONAL ORDER, MEANS TO COMPARE SAID DETERMINED SIGNALS WITH THE CORRESPONDING ONES GENERATED BY SAID ADDER, AND AN ERROR SIGNALLING DEVICE ACTIVATED WHEN SAID COMPARING MEANS DETECTS A VARIANCE BETWEEN SAID COMPARED SIGNALS.
Claim 2
Dependent Claim 141 words
IN A PARALLEL ADDER SYSTEM OF THE CLASS DESCRIBED HAVING TWO SOURCES OF SIGNALS REPRESENTING NUMBERS TO BE ADDED AND ADDING CIRCUITS TO GENERATE SIGNALS REPRESENTING THE SUM OF SAID NUMBERS, SAID ADDING CIRCUITS INCLUDING A CARRY-OVER CIRCUIT TO PRODUCE SIGNALS INDICATIVE OF CARRIES BETWEEN THE DENOMINATIONAL ORDERS OF SAID SUM, THE COMBINATION OF MEANS FOR TESTING SAID SUM SIGNALS AND SAID CARRY SIGNALS TO DETECT THE PRESENCE OF ERRONEOUS SIGNALS THEREIN, SAID MEANS COMPRISING, FOR EACH DENOMINATIONAL ORDER, A CIRCUIT RECEIVING SIGNALS REPRESENTING THE INPUT DIGITS AND THE INTERDENOMINATIONAL CARRY INTO THAT ORDER AND DETERMINING THEREFROM THE CARRY AND SUM SIGNALS WHICH SHOULD BE GENERATED IN SAID DENOMINATIONAL ORDER, MEANS TO COMPARE SAID DETERMINED SIGNALS WITH THE CORRESPONDING ONES GENERATED BY SAID ADDER, AND AN ERROR SIGNALLING DEVICE ACTIVATED WHEN SAID COMPARING MEANS DETECTS A VARIANCE BETWEEN SAID COMPARED SIGNALS.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1966-02-18 1966-08-20 1967-02-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1970-02-18 1970-08-20 1971-02-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1974-02-18 1974-08-20 1975-02-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag