← Back to Patent Explorer
US3077545A Expired / Lapsed US ⏱️ 0.0 years remaining

Gates including (1) diodes and complementary transistors in bridge configuration, and (2) diodes with parallelled complementary transistors

Assignee: Nortel Networks Ltd
•
Filing: 1960-03-07
•
Granted: 1963-02-12
•
Expires: 1980-03-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Rywak John

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 01:45
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/60; H03K17/66; H03K17/665; H03K17/666; H03K17/668; H03K17/667; H03K17/68

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 122 words
A TRANSMISSION GATING CIRCUIT COMPRISING A BRIDGE CIRCUIT HAVING TWO PARALLEL BRANCHES ONE OF WHICH INCLUDES A PAIR OF DIODES CONNECTED IN SERIES AIDING ACROSS A PAIR OF JUNCTION POINTS OF THE BRIDGE CIRCUIT, THE OTHER BRANCH INCLUDING A PAIR OF TRANSISTORS OF THE COMPLEMENTARY TYPE, PROVIDED WITH BASE, EMITTER AND COLLECTOR ELECTRODES, HAVING THEIR EMITTER ELECTRODES CONNECTED TOGETHER AND THEIR BASE ELECTRODES INDIVIDUALLY CONNECTED TO THE JUNCTION POINTS, MEANS FOR APPLYING INDIVIDUALLY TO THE JUNCTION POINTS A DIRECT CURRENT OF EQUAL AND OPPOSITE POLARITY, BIASING MEANS CONNECTED TO THE TRANSISTORS, MEANS FOR APPLYING AN INPUT SIGNAL BETWEEN THE JUNCTION POINT OF THE DIODES AND GROUND, MEANS FOR CONNECTING AN OUTPUT LOAD BETWEEN THE JUNCTION POINTS OF THE EMITTER ELECTRODES AND GROUND.
Claim 2
Dependent Claim 122 words
A TRANSMISSION GATING CIRCUIT COMPRISING A BRIDGE CIRCUIT HAVING TWO PARALLEL BRANCHES ONE OF WHICH INCLUDES A PAIR OF DIODES CONNECTED IN SERIES AIDING ACROSS A PAIR OF JUNCTION POINTS OF THE BRIDGE CIRCUIT, THE OTHER BRANCH INCLUDING A PAIR OF TRANSISTORS OF THE COMPLEMENTARY TYPE, PROVIDED WITH BASE, EMITTER AND COLLECTOR ELECTRODES, HAVING THEIR EMITTER ELECTRODES CONNECTED TOGETHER AND THEIR BASE ELECTRODES INDIVIDUALLY CONNECTED TO THE JUNCTION POINTS, MEANS FOR APPLYING INDIVIDUALLY TO THE JUNCTION POINTS A DIRECT CURRENT OF EQUAL AND OPPOSITE POLARITY, BIASING MEANS CONNECTED TO THE TRANSISTORS, MEANS FOR APPLYING AN INPUT SIGNAL BETWEEN THE JUNCTION POINT OF THE DIODES AND GROUND, MEANS FOR CONNECTING AN OUTPUT LOAD BETWEEN THE JUNCTION POINTS OF THE EMITTER ELECTRODES AND GROUND.
Claim 3
Dependent Claim 115 words
A TRANSISTOR GATING CIRCUIT COMPRISING A PNP AND AN NPN TRANSISTOR PARALLEL HAVING THE EMITTER AND COLLECTOR ELECTRODES OF THE SEPARATE TRANSISTORS RESPECTIVELY COUPLED TOGETHER, A FIRST AND SECOND DIODE, THE ANODE OF THE FIRST BEING CONNECTED TO THE BASE OF THE NPN TRANSISTOR AND THE CATHODE OF THE SECOND BEING CONNECTED TO THE BASE OF THE PNP TRANSISTOR, MEANS FOR APPLYING INDIVIDUALLY A DIRECT CURRENT OF EQUAL AND OPPOSITE POLARITY TO THE CATHODE AND ANODE OF THE FIRST AND SECOND DIODE RESPECTIVELY, MEANS FOR APPLYING AN INPUT SIGNAL BETWEEN THE JUNCTION POINTS OF THE EMITTER ELECTRODES AND GROUND, MEANS FOR CONNECTING AN OUTPUT LOAD BETWEEN THE JUNCTION POINT OF THE COLLECTOR ELECTRODE AND GROUND.
Claim 4
Dependent Claim 115 words
A TRANSISTOR GATING CIRCUIT COMPRISING A PNP AND AN NPN TRANSISTOR PARALLEL HAVING THE EMITTER AND COLLECTOR ELECTRODES OF THE SEPARATE TRANSISTORS RESPECTIVELY COUPLED TOGETHER, A FIRST AND SECOND DIODE, THE ANODE OF THE FIRST BEING CONNECTED TO THE BASE OF THE NPN TRANSISTOR AND THE CATHODE OF THE SECOND BEING CONNECTED TO THE BASE OF THE PNP TRANSISTOR, MEANS FOR APPLYING INDIVIDUALLY A DIRECT CURRENT OF EQUAL AND OPPOSITE POLARITY TO THE CATHODE AND ANODE OF THE FIRST AND SECOND DIODE RESPECTIVELY, MEANS FOR APPLYING AN INPUT SIGNAL BETWEEN THE JUNCTION POINTS OF THE EMITTER ELECTRODES AND GROUND, MEANS FOR CONNECTING AN OUTPUT LOAD BETWEEN THE JUNCTION POINT OF THE COLLECTOR ELECTRODE AND GROUND.

References Cited (Backward Citations)

US2802067A Cited
US2864961A Cited
US2887619A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1966-02-11 1966-08-13 1967-02-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1970-02-11 1970-08-13 1971-02-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1974-02-11 1974-08-13 1975-02-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag