← Back to Patent Explorer
US3074006A Expired / Lapsed US ⏱️ 0.0 years remaining

Transistor circuit overload protective device

Assignee: North American Aviation Corp
•
Filing: 1958-05-20
•
Granted: 1963-01-15
•
Expires: 1978-05-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 George N Klees

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 23:45
CPC Classifications
G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/56; G05F1/565; G05F1/569; G05F1/573

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 111 words
A CURRENT PROTECTION CIRCUIT COMPRISING A TRANSISTOR HAVING AN EMITTER, A BASE, AND A COLLECTOR, SAID TRANSISTOR OPERABLE IN ACTIVE AND SATURATION REGIONS RESPECTIVELY CHARACTERIZED BY HIGH AND LOW IMPEDANCES, MEANS FOR CONNECTING A LOAD BETWEEN SAID COLLECTOR AND SAID EMITTER, MEANS CONNECTED BETWEEN SAID BASE AND SAID COLLECTOR FOR CAUSING A PREDETERMINED FLOW OF CURRENT THROUGH SAID BASE WHEREBY SAID TRANSISTOR OPERATES IN SAID SATURATION REGION FOR A PREDETERMINED LOAD CURRENT AND IN SAID ACTIVE REGION FOR CURRENT LOADS GREATER THAN SAID PREDETERMINED LOAD CURRENT, AND MEANS RESPONSIVE TO THE IMPEDANCE OF SAID TRANSISTOR FOR DECREASING THE FLOW OF CURRENT THROUGH SAID BASE WHEN THE IMPEDANCE OF SAID TRANSISTOR INCREASES.
Claim 2
Dependent Claim 111 words
A CURRENT PROTECTION CIRCUIT COMPRISING A TRANSISTOR HAVING AN EMITTER, A BASE, AND A COLLECTOR, SAID TRANSISTOR OPERABLE IN ACTIVE AND SATURATION REGIONS RESPECTIVELY CHARACTERIZED BY HIGH AND LOW IMPEDANCES, MEANS FOR CONNECTING A LOAD BETWEEN SAID COLLECTOR AND SAID EMITTER, MEANS CONNECTED BETWEEN SAID BASE AND SAID COLLECTOR FOR CAUSING A PREDETERMINED FLOW OF CURRENT THROUGH SAID BASE WHEREBY SAID TRANSISTOR OPERATES IN SAID SATURATION REGION FOR A PREDETERMINED LOAD CURRENT AND IN SAID ACTIVE REGION FOR CURRENT LOADS GREATER THAN SAID PREDETERMINED LOAD CURRENT, AND MEANS RESPONSIVE TO THE IMPEDANCE OF SAID TRANSISTOR FOR DECREASING THE FLOW OF CURRENT THROUGH SAID BASE WHEN THE IMPEDANCE OF SAID TRANSISTOR INCREASES.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1966-01-14 1966-07-16 1967-01-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1970-01-14 1970-07-16 1971-01-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1974-01-14 1974-07-16 1975-01-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag