← Back to Patent Explorer
US3071854A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of producing a broad area low resistance contact to a silicon semiconductor body

Assignee: Pacific Semiconductors Inc
•
Filing: 1960-04-25
•
Granted: 1963-01-08
•
Expires: 1980-04-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract 916,953. Semi-conductor devices. PACIFIC SEMICONDUCTORS Inc. Feb. 2, 1961 [April 25, 1960], No. 3992/61. Class 37. A broad area low resistance contact to a Si semi-conductor body is produced by heating the body in pressure contact with Au and Ni to a temperature between the lowest melting-point of the ternary Au-Ni-Si system and the melting- point of Si. As shown, Fig. 1, a Ni-clad Mo disc 20 is brazed to a Cu stud 15 with the aid of a thin wafer 25 of Ag-Cu-P by being heated at 700‹ C. for 2-3 minutes. A Si wafer 10, having an N-P-N " comb " structure, is placed on Ni-clad disc 20 with an Au foil 30 between them and a weighted quartz flat 32 on top of the Si wafer. An axial recess 16 in stud 15, which in operation provides access for cooling water, is placed over a carbon heating element 42, Fig. 4, connected in series with resistance heating elements 40, 41 in a bell-jar 52, and the assembly for is heated to a temperature between 400‹ C. and 475‹ C., preferably 425‹ C., 30 seconds in a vacuum of 10<SP>-4</SP> mm. Hg, to produce a molten Au-Ni-Si alloy zone. The heating is discontinued and the assembly is quenched with He to reduce the temperature from 425‹ to 200‹ C. in about 3 minutes, after which the cooling is completed in open air, room temperature being attained in about 10 minutes. In an alternative arrangement, Fig. 7, a plurality of assemblies to be alloyed are placed in recesses in a boat 67 in a furnace 60, a predetermined pressure being exerted by the flexure of a bi-metallic strip 72, which acts on a quartz flat 70 common to all the assemblies, at the alloying temperature. Forming gas (15% H 2 : 85% N 2 ) or A is flowed through the furnace, or a vacuum is maintained therein, while the temperature is kept at 400-550‹ C., preferably 500‹ C., for 5 minutes, by resistance heating element 65. The boat is then maintained at 200‹ C. for 15 minutes, the gas flow being continued, after which the assemblies are removed from the furnace. Interdigitated base and emitter electrodes (not shown) are secured to the upper surface of wafer 10. The Ni content of the alloy should be from 0.5 to 10% by weight relative to the Au content, and may alternatively be supplied by plating, from a Ni foil, or in an Au-Ni amalgam. The invention is applicable to the formation of contacts to Si rectifiers, photo-cells, point contact devices &c.

Inventors

  • 👤 Pighini Gerald Pio

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 21:41
CPC Classifications
H; H10; H10P; H10P95/00; H10W; H10W72/00; H10W72/30; H10W72/071; H10W72/073; H10W72/07331; H10W72/07336; H10W90/00; H10W90/701; H10W90/751; H10W90/753; H10W90/754; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49204; Y10T29/49208; Y10T29/4921; Y10T29/49211

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 143 words
THE METHOD OF PRODUCING A BROAD AREA LOW RESISTANCE CONTACT TO THE SILICON SEMICONDUCTOR BODY, SAID METHOD INCLUDING THE STEPS OF: PLACING THE SILICON SEMICONDUCTOR BODY AND A THIN GOLD FOIL UPON A NICKEL SURFACE WITH THE GOLD FOIL BEING DISPOSED INTERMEDIATE SAID SILICON BODY AND SAID NICKEL, THE WEIGHT RATIO OF GOLD TO NICKEL BEING WITHIN THE RANGE OF FROM ABOUT 10:1 TO 200:1; PRESSING SAID SILICON BODY AGAINST SAID GOLD FOIL AND SAID NICKEL SURFACE TO THEREBY MAINTAIN THEM IN AN ASSEMBLAGE; HEATING SAID ASSEMBLAGE TO A TEMPERATURE ABOVE THE LOWEST MELTING POINT OF THE TERNARY SYSTEM CONSISTING OF GOLD-NICKELSILICON AND BELOW THE MELTING POINT OF SILICON; AND MAINTAINING SAID ASSEMBLAGE AT SAID TEMPERATURE UNTIL ALL OF THE GOLD COMBINES WITH ALL OF THE AVAILABLE NICKEL AND WITH SUFFICIENT TO THE SILICON TO FORM THE TERNARY GOLD-SILICONNICKEL ALLOY AT THAT TEMPERATURE.
Claim 2
Independent Claim 143 words
THE METHOD OF PRODUCING A BROAD AREA LOW RESISTANCE CONTACT TO THE SILICON SEMICONDUCTOR BODY, SAID METHOD INCLUDING THE STEPS OF: PLACING THE SILICON SEMICONDUCTOR BODY AND A THIN GOLD FOIL UPON A NICKEL SURFACE WITH THE GOLD FOIL BEING DISPOSED INTERMEDIATE SAID SILICON BODY AND SAID NICKEL, THE WEIGHT RATIO OF GOLD TO NICKEL BEING WITHIN THE RANGE OF FROM ABOUT 10:1 TO 200:1; PRESSING SAID SILICON BODY AGAINST SAID GOLD FOIL AND SAID NICKEL SURFACE TO THEREBY MAINTAIN THEM IN AN ASSEMBLAGE; HEATING SAID ASSEMBLAGE TO A TEMPERATURE ABOVE THE LOWEST MELTING POINT OF THE TERNARY SYSTEM CONSISTING OF GOLD-NICKELSILICON AND BELOW THE MELTING POINT OF SILICON; AND MAINTAINING SAID ASSEMBLAGE AT SAID TEMPERATURE UNTIL ALL OF THE GOLD COMBINES WITH ALL OF THE AVAILABLE NICKEL AND WITH SUFFICIENT TO THE SILICON TO FORM THE TERNARY GOLD-SILICONNICKEL ALLOY AT THAT TEMPERATURE.
Claim 3
Independent Claim 132 words
THE METHOD OF PRODUCING A BROAD AREA LOW RESISTANCE CONTACT TO A SILICON SEMICONDUCTOR BODY, SAID METHOD INCLUDING THE STEPS OF: PLACING A THIN GOLD FOIL UPON A NICKEL-CLAD ELEMENT TO WHICH THE SILICON SEMICONDUCTOR BODY IS TO BE BONDED, THE WEIGHT RATIO OF GOLD TO NICKEL BEING WITHIN THE RANGE OF FROM ABOUT 10:1 TO 200:1; PLACING THE SILICON SEMICONDUCTOR BODY UPON SAID GOLD FOIL; HEATING THE ASSEMBLAGE INCLUDING THE SILICON BODY, THE GOLD FOIL AND THE NICKEL TO A TEMPERATURE ABOVE THE LOWEST MELTING POINT OF THE GOLD-NICKEL-SILICON SYSTEM AND BELOW THE MELTING POINT OF SILICON; AND MAINTAINING SAID ASSEMBLAGE AT SAID TEMPERATURE UNTIL ALL OF THE GOLD COMBINES WITH ALL OF THE AVAILABLE NICKEL AND WITH SUFFICIENT OF THE SILICON TO FORM THE TERNARY GOLD-SILICON-NICKEL ALLOY AT THAT TEMPERATURE.
Claim 4
Independent Claim 132 words
THE METHOD OF PRODUCING A BROAD AREA LOW RESISTANCE CONTACT TO A SILICON SEMICONDUCTOR BODY, SAID METHOD INCLUDING THE STEPS OF: PLACING A THIN GOLD FOIL UPON A NICKEL-CLAD ELEMENT TO WHICH THE SILICON SEMICONDUCTOR BODY IS TO BE BONDED, THE WEIGHT RATIO OF GOLD TO NICKEL BEING WITHIN THE RANGE OF FROM ABOUT 10:1 TO 200:1; PLACING THE SILICON SEMICONDUCTOR BODY UPON SAID GOLD FOIL; HEATING THE ASSEMBLAGE INCLUDING THE SILICON BODY, THE GOLD FOIL AND THE NICKEL TO A TEMPERATURE ABOVE THE LOWEST MELTING POINT OF THE GOLD-NICKEL-SILICON SYSTEM AND BELOW THE MELTING POINT OF SILICON; AND MAINTAINING SAID ASSEMBLAGE AT SAID TEMPERATURE UNTIL ALL OF THE GOLD COMBINES WITH ALL OF THE AVAILABLE NICKEL AND WITH SUFFICIENT OF THE SILICON TO FORM THE TERNARY GOLD-SILICON-NICKEL ALLOY AT THAT TEMPERATURE.

References Cited (Backward Citations)

DE664913C Cited
US2763822A Cited
US2863105A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1966-01-07 1966-07-09 1967-01-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1970-01-07 1970-07-09 1971-01-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1974-01-07 1974-07-09 1975-01-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag