← Back to Patent Explorer
JPS6476748A Expired / Lapsed JP ⏱️ 0.0 years remaining

Semiconductor circuit device

Assignee: NEC Corp
•
Filing: 1987-09-17
•
Granted: —
•
Expires: 2007-09-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To decrease the wiring density of a printed wiring board, and reduce the cost of printed wiring board, by alternately arranging and connecting a usual IC package element and the other IC package element in which functional arrangement of external leads is inverted. CONSTITUTION:An IC package element 10 and a usual IC package element 10' are alternately arranged on a printed wiring board. As to external terminals 1-8 of each 10 package element, the same number terminals are connected with each other by wiring, in the manner in which the number of cross parts 9 becomes minimum on the printed wiring board. For example, in the case of wireconnecting an external terminal 8 of the usual IC package element 10 and an external terminal 8 of the IC package element 10, the wiring on the printed wiring board is enabled without crossing the other wiring. Further, in the case of mutually connecting external leads 1 of each IC package, three cross parts 9 are sufficient for the case where six cross parts are required in total by two usual blocks.

Inventors

  • 👤 Hideto Nitta

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-09 04:39
CPC Classifications
H; H05; H05K; H05K1/00; H05K1/18

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag