← Back to Patent Explorer
JPS647664A Expired / Lapsed JP ⏱️ 0.0 years remaining

Manufacture of field-effect transistor

Assignee: Toshiba Corp
•
Filing: 1987-06-30
•
Granted: —
•
Expires: 2007-06-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To form two-stage recesses excellent in the reproducibility and controllability of a shape and size, and to equalize characteristics by selectively implanting the ions of an impurity to a semiconductor substrate in a gate- electrode forming predetermined region and breaking the crystallizability of the substrate and shaping multistage recesses by utilizing the difference of etching rates generated as the result of the breaking of the crystallizability. CONSTITUTION:An insulating layer 104 and a photo-resist layer 11 with an opening section 11a are formed onto the surface of an N-type operating layer 102, and an opening section 114 wider than the opening section 11a is shaped to the insulating layer 104, using the photo-resist layer 11 as a mask. Ions are implanted into a gate-electrode forming predetermined region in the N-type operating layer 102 through the opening section 11a in the photo-resist layer 11 to form a crystal braking layer 12. The surface of the N-type operating layer 102 is etched through the opening sections 11a, 114 in the photo-resist layer 11 and the insulating layer 104, and the crystal breaking layer 12 and the N-type operating layer 102 not crystal-broken are removed, thus shaping multistage recesses 22. A gate electrode 105G is formed through a lift-off method through the photo-resist layer 11.

Inventors

  • 👤 Masayoshi Miyauchi

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-08 23:44
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/061; H10D30/0612; H10D30/80; H10D30/87; H10D30/877; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/161

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag