← Back to Patent Explorer
JPS6476174A Expired / Lapsed JP ⏱️ 0.0 years remaining

Analog multiplying circuit

Assignee: Shinko Electric Co Ltd
•
Filing: 1987-09-17
•
Granted: —
•
Expires: 2007-09-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To eliminate a malfunction and to improve a processing speed by on and off controlling between a resistance serially connected between a signal input terminal and the inversion input end of an arithmetic amplifier and an earth point by a diode circuit. CONSTITUTION:A synthesized resistance value is weighted between the signal input terminal Ti to which the output end of a signal generating circuit la is connected and the inversion input end of the arithmetic amplifier 5 and the respectively serially connected resistances 2a and 2b, 3a and 3b and 4a and 4b are connected in parallel. The diode circuits SW1-SW3 on and off controlled by a value corresponding to the prescribed weight of a multiplying factor setting data are interposed between a the connecting point and the earth point of these resistance.

Inventors

  • 👤 Akira Ozawa

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-02 12:17
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag