← Back to Patent Explorer
JPS644055A Expired / Lapsed JP ⏱️ 0.0 years remaining

Construction of semiconductor integrated circuit

Assignee: NEC Corp
•
Filing: 1987-06-25
•
Granted: —
•
Expires: 2007-06-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To upgrade integrity of the whole integrated circuit, by disposing a plurality of fundamental functional cells on spare regions inside the arrangement of input/output cells and recognition cells in a semiconductor chip. CONSTITUTION:A plurality of input/output buffer cells 2 and recognition cells 4 are arranged on respective peripheral sides of a semiconductor chip 1a, and a macro cell 3 with prescribed functions is disposed inside this arrangement, and power source wirings 5a are equipped. Fundamental function cells 6a to 6e with respective fundamental functions are disposed on spare regions inside the arrangement of the cells 2 and 4, and separate power source wirings 5a are equipped to connect these cells 6a to 6e. Wirings 7 are equipped for respective cells 2, 3, 6a to 6e, so as to compose semiconductor chips 1b with prescribed functions. Hence integrity of the whole semiconductor integrated circuit can be upgraded.

Inventors

  • 👤 Kazuhiko Takamizawa

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-02 06:24
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS58164260A Cited
JPS6124250A Cited
JPS61199647A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag