← Back to Patent Explorer
JPS6417138A Expired / Lapsed JP ⏱️ 0.0 years remaining

Main memory control system

Assignee: NTT Inc
•
Filing: 1987-07-13
•
Granted: —
•
Expires: 2007-07-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To reduce the memory capacity for storage by collecting plural dividing units of a main memory divided into the fixed number of dividing units to set a large-capacity dividing unit and managing the main memory in response to the capacity of a packed main memory. CONSTITUTION:A logical address 13 consists of a segment S, a page number P and an intra-page address L. A register 14 stores the real page numbers obtained from a segment table 15 and a page table 16 and a main memory access address merged with said address L. An indicator IND101 decides the presence or absence of a segment which controls a main memory in a large capacity unit. When a conventional page unit is decided, the RC bits are replaced by means of a real page number part of the register 14. While the main memory is managed in a large-capacity unit in the case of a large-capacity unit.

Inventors

  • 👤 Shizuo Shiokawa

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-10-30 21:32
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag