← Back to Patent Explorer
JPS637599A Expired / Lapsed JP ⏱️ 0.0 years remaining

Non-volatile semiconductor memory device

Assignee: NEC Corp
•
Filing: 1986-06-26
•
Granted: —
•
Expires: 2006-06-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To shorten a writing time by providing plural memory blocks selected by a column selection signal and plural source voltage circuits for selecting by the column selection signal, or supplying a prescribed constant voltage to a common source wiring in the respective memory blocks in a writing and an erasing modes. CONSTITUTION:A memory matrix is divided into the plural memory blocks selected by a column selection line Y and the respective memory blocks have a source end S connected to all the sources of the memory elements of all memory cells in common included in the memory blocks, so that a capacity added to the source of the memory element of the memory cell selected by a row selection line and the column selection line at the time of the writing mode can be remarkably made smaller than the conventional example. Thereby, a time until the voltage of the output of a booster circuit D reaches a writing/ erasing voltage is shortened and the writing time can be set in short.

Inventors

  • 👤 Kiyokazu Hashimoto
  • 👤 潔和 橋本

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-01 14:04
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS5677980A Cited
JPS57152595A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag