← Back to Patent Explorer
JPS636878A Expired / Lapsed JP ⏱️ 0.0 years remaining

Heterojunction compound bipolar transistor

Assignee: NEC Corp
•
Filing: 1986-06-26
•
Granted: —
•
Expires: 2006-06-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To improve an emitter injection efficiency by making the emitter region of a heterojunction compound bipolar transistor a superlattice. CONSTITUTION:A heterojunction compound bipolar transistor comprises a P-type base region 2 of GaAs doped with a low level acceptor impurity, an n-type collector region 3 of GaAs doped with a medium level donor impurity, and an emitter region 5 constituted by a superstructure comprising an n-type GaAs layer doped with a high level donor impurity and an undoped layer of AlAs containing no impurity, all on a highly resistant substrate. In a condition wherein no bias is applied between an emitter and a base, the whole electrons (e) are present in the n-type GaAs layer of the impurity doped layer. When forward biased, the total potential barrier on the side of the emitter is lowered. The electrons (e) sequentially moves into the adjacent n-type GaAs layer as shown in a full line (d).

Inventors

  • 👤 Kazunao Tokunaga
  • 👤 徳永 一直

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-06 20:11
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag