← Back to Patent Explorer
JPS6344768A Expired / Lapsed JP ⏱️ 0.0 years remaining

Field effect transistor and manufacture of the same

Assignee: Mitsubishi Electric Corp
•
Filing: 1986-08-12
•
Granted: —
•
Expires: 2006-08-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To neutralize a negative potential by a positive voltage applied to a gate electrode even if hot electrons are trapped by an insulating film by a method wherein a gate electrode of a T-shape cross-section is formed on a required part of a substrate and the insulating film is buried between the part of the gate electrode close to the substrate surface and the substrate surface beneath the electrode. CONSTITUTION:After a gate insulating film 2 is formed on a silicon substrate 1, the material for a gate electrode 3 is applied. The gate electrode material is a double-layer film composed of, for instance, a polycrystalline silicon layer 3a and a high melting point metal layer 3b. By applying plasma etching to the electrode materials 3a and 3b with optimized conditions such as gas composition, gas pressure and electric power, a gate electrode 3 of a T-shape cross-section which has a brim part is formed. Then low concentration diffused layers 4 are provided closer to the gate electrode than high concentration diffused layers 6 and those two type diffused layers form continuous double-layer structures. With this constitution, a highly reliable transistor in which creation of hot carriers is suppressed and the gm deterioration caused by the carriers trapped by the insulating film is avoided can be obtained.

Inventors

  • 👤 Shinichi Sato
  • 👤 真一 佐藤

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-10-30 11:36
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10D30/0229; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01324

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS5338271A Cited
JPS54108582A Cited
JPS57153474A Cited
JPS60124972A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag