← Back to Patent Explorer
JPS6343370A Expired / Lapsed JP ⏱️ 0.0 years remaining

Semiconductor device and manufacture thereof

Assignee: Panasonic Holdings Corp
•
Filing: 1986-08-08
•
Granted: —
•
Expires: 2006-08-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To obtain a hetero-bipolar transistor capable of being operated at high speed by diffusing a P-type impurity as a graft base to a semi-insulating substrate and reducing a base-collector junction area. CONSTITUTION:An N-type InP layer 2, a P-type InGaAsP layer 3 and an N-type InP layer 4 are grown on a semi-insulating InP substrate l by using a liquid phase epitaxial growth method in succession. The N-type InP layer 4 and the P-type InGaAsP layer 3 are removed selectively by employing a normal photolithographic step and an etching step. A P-type impurity is diffused selectively through a normal insulating step, the photolithographic step and a diffusion process. The impurity is diffused in such a manner that it punches through the P-type InGaAsP layer 3 and the N-type InP layer 2 from the surface of the N-type InP layer 4 and reaches to the semi-insulating InP substrate I, and a P-type impurity diffusion layer 8 is shaped. The N-type InP layer 4 is removed selectively through the normal photolithographic step and the etching step.

Inventors

  • 👤 Soichi Kimura
  • 👤 木村 壮一

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-10-31 09:24
CPC Classifications
H; H10; H10D; H10D10/00; H10D10/80; H10D10/821; H10D62/00; H10D62/10; H10D62/17; H10D62/177

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag