← Back to Patent Explorer
JPS63278352A Expired / Lapsed JP ⏱️ 0.0 years remaining

Semiconductor integrated circuit device

Assignee: NEC Corp
•
Filing: 1987-05-11
•
Granted: —
•
Expires: 2007-05-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To prevent wiring from being stepwisely disconnected at contact step due to contact miniaturization and a bonding layer from breaking by burying a polycrystalline silicon layer and a high melting point metal layer in a contact hole. CONSTITUTION:An integrated circuit device has an n<+> type diffused layer 2, an interlayer insulating film 3, a contact hole 4, a polycrystalline silicon layer 5, a tungsten layer 6, an aluminum electrode wiring layer 8 and an oxide film 9. In such a structure, the hole 4 is buried with the layers 5, 6 to prevent the contact of the wiring layer led through the layer 6 of the hole 4 from being disconnected. When the layer 5 is buried, even if the layer 6 is buried by selectively growing to generate an enchroachment, the layer 2 on the substrate 1 is not damaged. Further, the hole 4 is buried to form another layer having a through hole or the like on the contact, thereby easily realizing a high density.

Inventors

  • 👤 Yukinobu Murao
  • 👤 幸信 村尾

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-10-30 20:57
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS60117719A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag