← Back to Patent Explorer
JPS63254743A Expired / Lapsed JP ⏱️ 0.0 years remaining

Semiconductor integrated circuit

Assignee: Panasonic Holdings Corp
•
Filing: 1987-04-10
•
Granted: —
•
Expires: 2007-04-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To reduce a quantity of figure data to be delt with, by arranging the external frames provided with wirings among the arranged functional circuits. CONSTITUTION:When functional circuits are to be assembled, the wiring frames 1 selected out for performing purposed connections are arranged in the wiring area among the functional circuits to be connected. Then, purposed wiring is performed by connecting wirings 3 to the connection terminals 4 on the wiring frames 1. The wiring frames in advance including the wirings of various connections are prepared. That is, the wiring frames able to perform optional wiring according to the positions of the contacts 2 for connection to be put on the crossings of the vertically and horizontally running wirings 3 can be prepared. Thereby, there is no need of the portion of the wirings and the contacts for connection inside the wiring frames as the figure data to be required for assembling the functional circuits so as to be able to reduce a load caused by data processing.

Inventors

  • 👤 Hideo Sugiura
  • 👤 杉浦 秀郎

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-10 02:12
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag