Memory module
Abstract
Abstract PURPOSE:To make it possible to improve the packaging density of memory IC chips and to make possible a reduction in the thickness of a memory module by a method wherein the memory IC chips are superposed in two stages or more and moreover, are subjected to lead-bonding by a film carrier system. CONSTITUTION:Memory IC chips 10 and 10' are superposed in two stages with bonding agents 11 and are mounted on an insulative substrate 14 for a memory module. Electrodes of each memory IC chip of these memory IC chips 10 and 10' and bonding pads 9 of the substrate 14 are subjected to lead-bonding by a film carrier system using leads 15. Moreover, coating resins 16 are each coated on each memory IC chip 10 and 10' and the memory IC chips are sealed with a sealing resin 13 in such a way that the whole memory IC chips are coated. Thereby, an increase in the packaging density of the memory module and a reduction in its thickness are made possible.
Inventors
- 👤 Koichi Takegawa
- 👤 光一 竹川
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.