← Back to Patent Explorer
JPS63147355A Expired / Lapsed JP ⏱️ 0.0 years remaining

Semiconductor package

Assignee: NEC Corp
•
Filing: 1986-12-10
•
Granted: —
•
Expires: 2006-12-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To reduce the mounting space on a print circuited sheet while eliminating patterns for mounting terminal resistors and bypass capacitors to reduce reflection and noise by a method wherein metallic pads for mounting terminal resistors or bypass capacitors are provided on the sides of a package main body. CONSTITUTION:The title semiconductor package is provided with connecting chip mounted with those of a print circuited sheet as well as metallic pads connected to the signal, power supply and gland of another semiconductor chip for mounting terminal resistors 5 or bypass capacitors on the sides thereof. For example, multiple pins 2 to connect signal, power supply and gland of LSI chip to those of the print circuited sheet are implanted in the rear of an LSI package main body 1 while the metallic pads 3 for signal.power supply connected to those of LSI chip as wel as the other metallic pads 4 for gland connected to the gland of LSI chip are provided on the sides of said main body 1. Finally, terminal resistors 5 are mounted between said pads 3 and 4.

Inventors

  • 👤 Toshiharu Sofue
  • 👤 敏晴 祖父江
  • 👤 Kenichi Omae
  • 👤 大前 憲一

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-07 17:42
CPC Classifications
H; H05; H05K; H05K1/00; H05K1/02; H05K1/0213; H05K1/0216; H05K1/18

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag