← Back to Patent Explorer
JPS63142807A Expired / Lapsed JP ⏱️ 0.0 years remaining

Manufacture of semiconductor device

Assignee: NEC Corp
•
Filing: 1986-12-05
•
Granted: —
•
Expires: 2006-12-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To easily form a shallow junction without surface damage on a semiconductor substrate, to process it at a low temperature and to form an impurity layer to be miniaturized and highly integrated by depositing an amorphous or polycrystalline silicon layer doped with a target impurity on a palladium, platinum or nickel layer formed selectively on the substrate, and epitaxially growing it by a solid growing method at low temperature. CONSTITUTION:A palladium layer 3 is formed by a depositing method, and a high concentration impurity-doped layer 4 doped in high concentration with phosphorus is deposited by a CVD technique. Then, the region except source, drain regions is removed. Thereafter, the palladium is redeposited, and an impurity-doped layer 5 doped with boron in a predetermined concentration is deposited by a CVD method. When the impurity layer and the palladium layer on the surface, drain regions are removed and annealed at low temperature, such as 600 deg.C for a predetermined time, the palladium on the substrate becomes a palladium silicide, moved to the top, and epitaxially grown to form an n<+> type impurity layer 7 of the drain and an n<+> type impurity layer 8 of the source.

Inventors

  • 👤 Tetsumasa Okamoto
  • 👤 岡本 哲昌

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-05 14:53
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag