← Back to Patent Explorer
JPS6180871A Expired / Lapsed JP ⏱️ 0.0 years remaining

Semiconductor device

Assignee: NEC Corp
•
Filing: 1984-09-27
•
Granted: —
•
Expires: 2004-09-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To obtain a highly efficient semiconductor device in a structure, wherein a heterojunction having an excellent withstand-voltage property and an excellent reliability is used, by a method wherein a nitride film of an element constituting the surface semiconductor layer is formed between the gate electrode and the semiconductor layer on one side of the semiconductor layers, which is located on the side of the surface of the semiconductor device. CONSTITUTION:A normally-ON FET, which has the electron affinity smaller than that of a first semiconductor layer 2 and uses a semiconductor layer having a high donor impurity density, is assumed to having been formed in a second semiconductor layer 13. Accordingly, the current path on the heterojunction interface between both semiconductor layers 12 and 13 becomes a two-dimensional electronic layer 18. A nitide film 14 of an element constituting the surface semiconductor layer is formed between the second semiconductor layer 13, which is used as the surface semiconductor layer, and a gate electrode 16 in an extremely thin film. Whereby the lowering of the mutual conductance (gm) is suppressed by the second semiconductor layer 13 to the minimum, and moreover, the gate tunnel current is made to reduce according to the action that an energy gap is expanded on the interface, where comes into contact with the gate electrode 16, the reverse gate withstand voltage is made to improve.

Inventors

  • 👤 Hikari Toida
  • 👤 樋田 光

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-10-28 16:33
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/60; H10D64/66; H10D64/68; H10D64/693; H10D30/00; H10D30/40; H10D30/47; H10D30/471; H10D30/475; H10D30/4755

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS5853863A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag