← Back to Patent Explorer
JPS6069997A Expired / Lapsed JP ⏱️ 0.0 years remaining

Noise reduction circuit

Assignee: Sony Corp
•
Filing: 1983-09-26
•
Granted: —
•
Expires: 2003-09-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To eliminate surely color blur in vertical direction when the S/N ratio of a chrominance signal is improved by opening a feedback loop of a noise level setting circuit to increase the noise reduction effect at vertical non-correlation. CONSTITUTION:A correlation switch 6 is provided to an output stage of a subtractor 12 and also an output of the correlation switch 6 is fed to a 1H delay element 9 and an adder 14. Thus, a noise component SN in a chrominance signal SC is eliminated at vertical correlation, the S/N ratio of the chrominance signal SC is improved and the correlation switch 6 is operated at vertical non-correlation, the feedback loop of the noise level setting circuit 8 is opened and a noise component SN' is not added to a video signal SI on a main line, then no color blur in vertical direction is generated.

Inventors

  • 👤 Ichitaro Sato
  • 👤 佐藤 市太郎

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-03 19:56
CPC Classifications
H; H04; H04N; H04N9/00; H04N9/79; H04N9/87

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS5648789A Cited
JPS5660186A Cited
JPS5687992A Cited
JPS57160288A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag