semiconductor memory
Abstract
Abstract PURPOSE:To attain a switch circuit with low power consumption and less noise by keeping a control signal of a switch circuit at the sense amplifier side inoperative in a memory circuit having sense amplifiers to a high level. CONSTITUTION:When the sense amplifier SA1 is inoperative, the control of switch circuits S0, S1 is performed with phiC00, phiC01 signals and the signals are controlled by an address signal inputted to circuit blocks A, B. The block A is the same circuit constitution as that of the block B and an address signal a'XA is changed to aXA. Thus, a'XB is inputted to both blocks and in forming the a'XB to 0V in the cycle of inoperative amplifier, the phiC00, phiC01 signals hold a VCC level. when the sense amplifier is operated, the a'XB is brought into high level. When the a'XA is brought into a high level, nodes N2, N4, N5, N7, N8 are brought into 0V in the circuit block B and the phiC01 is brought into 0V. On the other hand, since the aXA is 0V at the block A, the phiC00 keeps the VCClevel. The level of the phiC00, phiC01 signals is decided by combining the address signals in this way.
Inventors
- 👤 Jun Eto
- 👤 潤 衛藤
- 👤 Ryoichi Hori
- 👤 堀 陵一
- 👤 Kiyoo Ito
- 👤 清男 伊藤
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.