← Back to Patent Explorer
JPS6059752A Expired / Lapsed JP ⏱️ 0.0 years remaining

Manufacture of semiconductor device

Assignee: NEC Corp
•
Filing: 1983-09-13
•
Granted: —
•
Expires: 2003-09-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To connect lower layer wirings and upper layer wirings via wiring substance buried in a through hole and to flatten on the through hole by adding one step for one layer in the photoetching steps. CONSTITUTION:Lower layer wiring system 301, an interlayer substance 302 and a through hole 306 are formed on a semiconductor substrate 305, a wiring substance 307 is bonded, and a substance 309 which is different in properties from the substance 307 is bonded. Then, with a photoresist 308 as a mask the substance 309 is removed by an isotropic etching method, with the remaining substance 309' as a mask the substance 307 is overetched by an isotropic etching method, and the substance 307' remains in the through hole. The layer 309' is overetched in the form of 309'', with the substance 309'' as a mask the substance 307' is removed by an isotropic etching, and flattened substantially planely with the substance 302. The layer 309'' and the photoresist 308 are removed, an upper layer wiring substance is bonded, the upper layer wiring system 303 is formed by a photoetching method, a protective film 304 is bonded to complete 2-layer wirings.

Inventors

  • 👤 Kazuyuki Mizushima
  • 👤 水嶋 和之

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-08 05:23
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag