Integrated circuit
Abstract
Abstract PURPOSE:To form a gallium-arsenic integrated circuit which has a high performance and is stable by using a circuit formed by connecting in parallel an active resistance and a passive resistance, as a load, etc. CONSTITUTION:That which has connected in parallel an active resistance 15 and a passive resistance 16, as a load of an FET 18 of a negative feedback amplifier circuit is inserted between a power source terminal 17 and the drain of the FET 18. A current to the FET 18 for constituting an amplifier circuit is made to flow, and the impedance of the active resistance 15 having a high impedance is lowered and set to a necessary gain by the passive resistance 16. As for the FET 18, a prescribed voltage is applied from a power source terminal 17 through the active resistance 15, but the voltage drop scarcely occurs, and a current flows enough to the FET 18. In this way, by using a circuit formed by connecting in parallel the active resistance and the passive resistance, as a load, etc., a negative feedback amplifier having a large gain and band width, and a mixer, a frequency divider, etc. which obtain the gain, too, and are comparatively stable against an input level.
Inventors
- 👤 Masafumi Shigaki
- 👤 雅文 志垣
- 👤 Yoshimasa Ohora
- 👤 喜正 大洞
- 👤 Yukio Takeda
- 👤 幸雄 武田
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.