Power source circuit
Abstract
Abstract PURPOSE:To obtain an integrated circuit which can realize a low power consumption irrespective of whether a consumed current is large or small, by combining an n channel type depression FET and an npn type bipolar transistor. CONSTITUTION:The collector, the base and the emitter of an npn type TRQ2 are connected to a power supply voltage VDD, the source of an FETQ1, and a power supply voltage VLOG of an integrated circuit, respectively. As a result, a current which can be made to flow to an integrated circuit L can be set to a current gain multiple of the TRQ2, and also a temperature coefficient can be set to zero.
Inventors
- 👤 Akira Yazawa
- 👤 矢沢 晃
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.