Semiconductor device
Abstract
Abstract PURPOSE:To reduce processes of forming conductive layers for bonding a wired substrate to a package substrate of a semiconductor device, by providing on the rear face of the wired substrate a conductive layer consisting of the same metallic material with a conductive layer for forming electrodes on the upper face of the wired substrate. CONSTITUTION:An LSI chip 1 is electrically and mechanically connected from its Si to a wired substrate 2 through pipe electrodes 3. On the Al wiring on the wired substrate 2, formed are conductive layers of Cr-Cu-Au, on which a Pb/Sn layer is formed to facilitate bonding. Conductive layers of Cr-Cu-Au are formed on the rear face of the wired substrate 2 and a Pb/Sn conductive layer 7 is vapor deposited on the Au layer and is bonded to a package substrate 4 consisting of electrically insulating SiC through Au paste 6. In such a manner, both of the conductive layers on the upper and lower faces of the wired substrate can be vapor deposited simultaneously and thus the number of the assembling processes can be reduced.
Inventors
- 👤 Kazuyoshi Sato
- 👤 和善 佐藤
- 👤 Minoru Enomoto
- 👤 榎本 実
- 👤 Michio Yamashita
- 👤 道男 山下
- 👤 Toshihiko Sato
- 👤 俊彦 佐藤
- 👤 Yasuyuki Yamazaki
- 👤 康行 山崎
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.