← Back to Patent Explorer
JPS6010679A Expired / Lapsed JP ⏱️ 0.0 years remaining

Semiconductor memory

Assignee: Mitsubishi Electric Corp
•
Filing: 1983-06-29
•
Granted: —
•
Expires: 2003-06-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To reduce the occurrence of an improper memory volatilization due to defective manufacture in a semiconductor memory having a floating gate by forming the gate through an insulating film in a double structure. CONSTITUTION:The floating gate 2 of a semiconductor memory having a control gate 1, a floating gate 2, a channel section 3, a drain 4, a source 5, a surface protective film 6, an interlayer insulating film 7, a gate oxidized film 8, a field oxidized film 9, and a silicon substrate 10 is formed in a structure that the film 11 is interposed between two layers 2a and 2b. Part of hot electrons generated by avalanche passes in the film 8 by an electric field generated by the gate 1 in the depletion layer region near the drain 4, and stored in the gates 2a, 2b. The charges stored in the both floating gates are provided to operate a transistor even solely.

Inventors

  • 👤 Yukimasa Matsuda
  • 👤 松田 幸正

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-10-31 11:17
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/68; H10D30/681; H10D30/684; H10D30/686

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag