semiconductor equipment
Abstract
Abstract PURPOSE:To expand the limited memory holding hours of an MNOS FET at least up to 10<5>hr or more, and to obtain the new MNOS FET sufficient to be called as the non volatile semiconductor memory device by a method wherein impurities as to compensate density of a trapping center to electrons or holes in an Si3N4 layer of charge accumulation layer are added into the Si3N4 layer. CONSTITUTION:An SiO2 layer 2 of 20Angstrom thickness generated according to thermal oxidation is formed on the surface of an N type Si substrate 1, and hydrogen atoms 4 are added as the impurity in the surface of the SiO2 layer 2. The Si3N4 layer 3 (thickness is 500-700Angstrom ) generated according to the CVD method is formed, and moreover an Al gate electrode 5 is formed on the surface of the Si3N4 layer 3. Moreover, source and drain regions, etc., are omitted in the figure. When this method is applied to the MNOS FET using an alumina (Al2O3) layer as a second dielectric layer, the same effect can be obtained. Moreover, as the impurity to be added, F (fluorine), etc., are also favorable.
Inventors
- 👤 Tatsuo Fuji
- 👤 藤 龍夫
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.