← Back to Patent Explorer
JPS5961147A Expired / Lapsed JP ⏱️ 0.0 years remaining

Manufacture of semiconductor device

Assignee: Toshiba Corp
•
Filing: 1982-09-30
•
Granted: —
•
Expires: 2002-09-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To improve the reliability and the integration of wirings by preventing the increase of wiring resistance due to the thickness decrease of a conductive film and the reaction between Al and Si from occurring by a method wherein the fine contact holes formed on an insulating film are coated with a metal with high melting and separating point or a silicide thereof while the wiring layer is anisotropically etched and the metal with high melting and separating point or silicide thereof is isotropically plasma-etched. CONSTITUTION:The contact holes 26 with opening dimension of 1mum is respectively formed on the parts located on the diffused layers 25, 26 of a silicon oxide film 27 on a p type silicon substrate 21. Firstly the overall surface of the film 27 is coated with a molybdenum film 29 using vapor growth process. Secondly the overall surface of the film 29 is coated with an aluminium film 30 0.5mum thick. Then a wiring layer may be formed by forming a resist pattern for wiring, anisotropically dry-etching the film 30 or isotropically plasma-etching the film 29.

Inventors

  • 👤 Masaki Sato
  • 👤 正毅 佐藤

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-08 14:01
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS5380183A Cited
JPS58155741A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag