← Back to Patent Explorer
JPS5935564A Expired / Lapsed JP ⏱️ 0.0 years remaining

Power converter

Assignee: NTT Inc
•
Filing: 1982-08-18
•
Granted: —
•
Expires: 2002-08-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To reduce the switching loss of a main transistor by controlling the On and OFF of a rectifier with the logic product output of the ON output of a load side voltage detecting means and the ON output of a rise detecting delay circuit. CONSTITUTION:The rise of a voltage of an exciting direction which is induced in the secondary coil N2 of a trnasformer 4 is detected by a delay circuit 11, and the output of the delay circuit 11 rises in delay by the time longer than the rising time of a main transistor 1 from the detected time. Since an input which is connected to the output side of a control circuit 8 of two inputs of a logic circuit 12 has already risen by the ON output of the control circuit 8, a rectifying transistor 2 and a circulating transistor 3 are respectively conducted and interrupted simultaneously when the output of the delay circuit 11 has risen. Consequently, no conducting switching loss is produced at the main transistor 1.

Inventors

  • 👤 Mikio Yamazaki
  • 👤 幹夫 山崎

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-05 04:01
CPC Classifications
H; H02; H02M; H02M3/00; H02M3/22; H02M3/24; H02M3/28

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag