← Back to Patent Explorer
JPS592346A Expired / Lapsed JP ⏱️ 0.0 years remaining

Semiconductor integrated circuit

Assignee: Semiconductor Research Foundation
•
Filing: 1982-06-28
•
Granted: —
•
Expires: 2002-06-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To obtain an integrated circuit of high integration density, high speed, and low consumption power by a method wherein the width of at least a part of insulator isolation regions provided between a plurality of transistors equipped on a semiconductor wafer is constituted approximately equal to the depth or narrower than it. CONSTITUTION:A resistor is patterned, and a nitride film 203 and an oxide film 202 on an Si substrate 201 are etched. Next, ion implantation is performed with a resist 204 as the mask. After etching an amorphous region 205 generated as the result by reactive etching, plasma anodic oxidation is performed with the nitride film as the mask. Since the amorphous Si 205 is oxidized 2-5 times as fast as the single crystal Si 201 by the oxidation speed thereat, an oxide film region having a sectional structure approximately rectangular is formed. Thereafter, annealing is performed, the nitride film and the oxide film are removed by etching. The isolation region by above processes can take the depth larger than the width and can be formed with a small area, and accordingly is suitable for the formation of an integrated circuit of high density and high performance.

Inventors

  • 👤 Junichi Nishizawa
  • 👤 潤一 西澤
  • 👤 Tadahiro Omi
  • 👤 忠弘 大見
  • 👤 Masaki Oshima
  • 👤 正樹 大島

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-08 14:29
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/012; H10W10/0125; H10W10/10; H10W10/13

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS4915114A Cited
JPS50785A Cited
JPS502881A Cited
JPS514977A Cited
JPS5153471A Cited
JPS55103759A Cited
JPS55150269A Cited
JPS55154748A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag